-
Committer:
Alberto Garcia
-
Date:
2016-03-02 09:33:06 UTC
-
Revision ID:
albertog@icmab.es-20160302093306-pjeo3a80xk0m0f5p
Implemented 'dummy' solver for timing setup_H et al
By specifying
solution-method dummy
there is no actual solving for the new DM (DM_in is just
copied over to DM_out) and the scf cycle terminates trivially
without diagonalization. This is useful for timing other
routines in Siesta.
NOTE: There should be no attempts to use other "solving" steps
in the fdf file (such as bands or pdos).