1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
|
// thefreeman's Linear 16 driver using DAC control
// Copyright (C) 2021-2023 thefreeman, Selene ToyKeeper
// SPDX-License-Identifier: GPL-3.0-or-later
#pragma once
/*
* PA6 - DAC for LED brightness control
* PA7 - Op-amp enable pin
* PB5 - Aux LED
* PB4 - Switch pin, internal pullup
* PB3 - HDR control, set High to enable the high power channel, set Low for low power
* Read voltage from VCC pin, has PFET so no drop
*/
#define ATTINY 1616
#include <avr/io.h>
#define HWDEF_C_FILE hwdef-thefreeman-lin16dac.c
// allow using aux LEDs as extra channel modes
#include "chan-aux.h"
// channel modes:
// * 0. main LEDs
// * 1+. aux RGB
#define NUM_CHANNEL_MODES 2
enum CHANNEL_MODES {
CM_MAIN = 0,
CM_AUX
};
#define DEFAULT_CHANNEL_MODE CM_MAIN
// right-most bit first, modes are in fedcba9876543210 order
#define CHANNEL_MODES_ENABLED 0b0000000000000001
#define PWM_CHANNELS 1 // old, remove this
#define PWM_BITS 8 // 8-bit DAC
#define PWM_GET PWM_GET8
#define PWM_DATATYPE uint8_t
#define PWM_DATATYPE2 uint16_t // only needs 32-bit if ramp values go over 255
#define PWM1_DATATYPE uint8_t // main LED ramp
// main LED outputs
#define DAC_LVL DAC0.DATA // 0 to 255, for 0V to Vref
#define DAC_VREF VREF.CTRLA // 0.55V or 2.5V
#define PWM_TOP_INIT 255 // highest value used in top half of ramp (unused?)
// Vref values
#define V055 16
#define V11 17
#define V25 18
#define V43 19
#define V15 20
// Opamp enable
// For turning on and off the op-amp
#define OPAMP_ENABLE_PIN PIN7_bp
#define OPAMP_ENABLE_PORT PORTA_OUT
// how many ms to delay turning on the lights after enabling the channel
// (FIXME: 80 is long enough it's likely to cause bugs elsewhere,
// as events stack up unhandled for 5 consecutive WDT ticks)
#define OPAMP_ON_DELAY 80
// HDR
// turns on HDR FET for the high current range
#define HDR_ENABLE_PIN PIN3_bp
#define HDR_ENABLE_PORT PORTB_OUT
// e-switch
#define SWITCH_PIN PIN4_bp
#define SWITCH_PORT VPORTB.IN
#define SWITCH_ISC_REG PORTB.PIN2CTRL
#define SWITCH_VECT PORTB_PORT_vect
#define SWITCH_INTFLG VPORTB.INTFLAGS
// average drop across diode on this hardware
#ifndef VOLTAGE_FUDGE_FACTOR
#define VOLTAGE_FUDGE_FACTOR 0 // using a PFET so no appreciable drop
#endif
// lighted button
#define AUXLED_PIN PIN5_bp
#define AUXLED_PORT PORTB
inline void hwdef_setup() {
// set up the system clock to run at 10 MHz instead of the default 3.33 MHz
// (it'll get underclocked to 2.5 MHz later)
// TODO: maybe run even slower?
_PROTECTED_WRITE( CLKCTRL.MCLKCTRLB,
CLKCTRL_PDIV_2X_gc | CLKCTRL_PEN_bm );
VPORTA.DIR = PIN6_bm // DAC
| PIN7_bm; // Opamp
VPORTB.DIR = PIN3_bm; // HDR
//VPORTC.DIR = 0b00000000;
// enable pullups on the input pins to reduce power
PORTA.PIN0CTRL = PORT_PULLUPEN_bm;
PORTA.PIN1CTRL = PORT_PULLUPEN_bm;
PORTA.PIN2CTRL = PORT_PULLUPEN_bm;
PORTA.PIN3CTRL = PORT_PULLUPEN_bm;
PORTA.PIN4CTRL = PORT_PULLUPEN_bm;
PORTA.PIN5CTRL = PORT_PULLUPEN_bm;
//PORTA.PIN6CTRL = PORT_PULLUPEN_bm; // DAC ouput
//PORTA.PIN7CTRL = PORT_PULLUPEN_bm; // Op-amp enable pin
PORTB.PIN0CTRL = PORT_PULLUPEN_bm;
PORTB.PIN1CTRL = PORT_PULLUPEN_bm;
PORTB.PIN2CTRL = PORT_PULLUPEN_bm;
//PORTB.PIN3CTRL = PORT_PULLUPEN_bm; // HDR channel selection
PORTB.PIN4CTRL = PORT_PULLUPEN_bm
| PORT_ISC_BOTHEDGES_gc; // e-switch
//PORTB.PIN5CTRL = PORT_PULLUPEN_bm; // Aux LED
PORTC.PIN0CTRL = PORT_PULLUPEN_bm;
PORTC.PIN1CTRL = PORT_PULLUPEN_bm;
PORTC.PIN2CTRL = PORT_PULLUPEN_bm;
PORTC.PIN3CTRL = PORT_PULLUPEN_bm;
// set up the DAC
// https://ww1.microchip.com/downloads/en/DeviceDoc/ATtiny1614-16-17-DataSheet-DS40002204A.pdf
// DAC ranges from 0V to (255 * Vref) / 256
// also VREF_DAC0REFSEL_0V55_gc and VREF_DAC0REFSEL_1V1_gc and VREF_DAC0REFSEL_2V5_gc
VREF.CTRLA |= VREF_DAC0REFSEL_2V5_gc;
VREF.CTRLB |= VREF_DAC0REFEN_bm;
DAC0.CTRLA = DAC_ENABLE_bm | DAC_OUTEN_bm;
DAC0.DATA = 255; // set the output voltage
}
#define LAYOUT_DEFINED
|