1292
1292
/* Interrupt Vectors */
1293
1293
/* Interrupt vector 0 is the reset vector. */
1295
#define PSC2_CAPT_vect_num 1
1294
1296
#define PSC2_CAPT_vect _VECTOR(1) /* PSC2 Capture Event */
1298
#define PSC2_EC_vect_num 2
1295
1299
#define PSC2_EC_vect _VECTOR(2) /* PSC2 End Cycle */
1301
#define PSC1_CAPT_vect_num 3
1296
1302
#define PSC1_CAPT_vect _VECTOR(3) /* PSC1 Capture Event */
1304
#define PSC1_EC_vect_num 4
1297
1305
#define PSC1_EC_vect _VECTOR(4) /* PSC1 End Cycle */
1307
#define PSC0_CAPT_vect_num 5
1298
1308
#define PSC0_CAPT_vect _VECTOR(5) /* PSC0 Capture Event */
1310
#define PSC0_EC_vect_num 6
1299
1311
#define PSC0_EC_vect _VECTOR(6) /* PSC0 End Cycle */
1313
#define ANALOG_COMP_0_vect_num 7
1300
1314
#define ANALOG_COMP_0_vect _VECTOR(7) /* Analog Comparator 0 */
1316
#define ANALOG_COMP_1_vect_num 8
1301
1317
#define ANALOG_COMP_1_vect _VECTOR(8) /* Analog Comparator 1 */
1319
#define ANALOG_COMP_2_vect_num 9
1302
1320
#define ANALOG_COMP_2_vect _VECTOR(9) /* Analog Comparator 2 */
1322
#define INT0_vect_num 10
1303
1323
#define INT0_vect _VECTOR(10) /* External Interrupt Request 0 */
1325
#define TIMER1_CAPT_vect_num 11
1304
1326
#define TIMER1_CAPT_vect _VECTOR(11) /* Timer/Counter1 Capture Event */
1328
#define TIMER1_COMPA_vect_num 12
1305
1329
#define TIMER1_COMPA_vect _VECTOR(12) /* Timer/Counter1 Compare Match A */
1331
#define TIMER1_COMPB_vect_num 13
1306
1332
#define TIMER1_COMPB_vect _VECTOR(13) /* Timer/Counter Compare Match B */
1307
1334
/* Vector 14, Reserved */
1336
#define TIMER1_OVF_vect_num 15
1308
1337
#define TIMER1_OVF_vect _VECTOR(15) /* Timer/Counter1 Overflow */
1339
#define TIMER0_COMPA_vect_num 16
1309
1340
#define TIMER0_COMPA_vect _VECTOR(16) /* Timer/Counter0 Compare Match A */
1342
#define TIMER0_OVF_vect_num 17
1310
1343
#define TIMER0_OVF_vect _VECTOR(17) /* Timer/Counter0 Overflow */
1345
#define ADC_vect_num 18
1311
1346
#define ADC_vect _VECTOR(18) /* ADC Conversion Complete */
1348
#define INT1_vect_num 19
1312
1349
#define INT1_vect _VECTOR(19) /* External Interrupt Request 1 */
1351
#define SPI_STC_vect_num 20
1313
1352
#define SPI_STC_vect _VECTOR(20) /* SPI Serial Transfer Complete */
1354
#define USART_RX_vect_num 21
1314
1355
#define USART_RX_vect _VECTOR(21) /* USART, Rx Complete */
1357
#define USART_UDRE_vect_num 22
1315
1358
#define USART_UDRE_vect _VECTOR(22) /* USART Data Register Empty */
1360
#define USART_TX_vect_num 23
1316
1361
#define USART_TX_vect _VECTOR(23) /* USART, Tx Complete */
1363
#define INT2_vect_num 24
1317
1364
#define INT2_vect _VECTOR(24) /* External Interrupt Request 2 */
1366
#define WDT_vect_num 25
1318
1367
#define WDT_vect _VECTOR(25) /* Watchdog Timeout Interrupt */
1369
#define EE_READY_vect_num 26
1319
1370
#define EE_READY_vect _VECTOR(26) /* EEPROM Ready */
1372
#define TIMER0_COMPB_vect_num 27
1320
1373
#define TIMER0_COMPB_vect _VECTOR(27) /* Timer Counter 0 Compare Match B */
1375
#define INT3_vect_num 28
1321
1376
#define INT3_vect _VECTOR(28) /* External Interrupt Request 3 */
1322
1378
/* Vector 29, Reserved */
1323
1380
/* Vector 30, Reserved */
1382
#define SPM_READY_vect_num 31
1324
1383
#define SPM_READY_vect _VECTOR(31) /* Store Program Memory Read */
1326
1385
#define _VECTORS_SIZE 64