~ubuntu-branches/ubuntu/vivid/u-boot/vivid

/*

 * (C) Copyright 2001-2004

 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com

 *

 * See file CREDITS for list of people who contributed to this

 * project.

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License as

 * published by the Free Software Foundation; either version 2 of

 * the License, or (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the

 * GNU General Public License for more details.

 *

 * You should have received a copy of the GNU General Public License

 * along with this program; if not, write to the Free Software

 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,

 * MA 02111-1307 USA

 */

/*

 * board/config.h - configuration options, board specific

 */

#ifndef __CONFIG_H

#define __CONFIG_H

/*

 * High Level Configuration Options

 * (easy to change)

 */

#define CONFIG_405GP		1	/* This is a PPC405 CPU		*/

#define CONFIG_4xx		1	/* ...member of PPC4xx family	*/

#define CONFIG_CPCI405		1	/* ...on a CPCI405 board	*/

#define CONFIG_CPCI405_VER2	1	/* ...version 2			*/

#define	CONFIG_SYS_TEXT_BASE	0xFFFC0000

#define CONFIG_BOARD_EARLY_INIT_F 1	/* call board_early_init_f()	*/

#define CONFIG_MISC_INIT_R	 1	/* call misc_init_r()		*/

#define CONFIG_SYS_CLK_FREQ	33330000 /* external frequency to pll	*/

#define CONFIG_BAUDRATE		9600

#define CONFIG_BOOTDELAY	3	/* autoboot after 3 seconds	*/

#undef	CONFIG_BOOTARGS

#undef	CONFIG_BOOTCOMMAND

#define CONFIG_PREBOOT                  /* enable preboot variable      */

#define CONFIG_LOADS_ECHO	1	/* echo on for serial download	*/

#define CONFIG_SYS_LOADS_BAUD_CHANGE	1	/* allow baudrate change	*/

#define CONFIG_PPC4xx_EMAC

#define CONFIG_MII		1	/* MII PHY management		*/

#define CONFIG_PHY_ADDR		0	/* PHY address			*/

#define CONFIG_LXT971_NO_SLEEP  1       /* disable sleep mode in LXT971 */

#define CONFIG_RESET_PHY_R      1       /* use reset_phy() to disable phy sleep mode */

#undef  CONFIG_HAS_ETH1

#define CONFIG_RTC_M48T35A	1		/* ST Electronics M48 timekeeper */

/*

 * BOOTP options

 */

#define CONFIG_BOOTP_SUBNETMASK

#define CONFIG_BOOTP_GATEWAY

#define CONFIG_BOOTP_HOSTNAME

#define CONFIG_BOOTP_BOOTPATH

#define CONFIG_BOOTP_DNS

#define CONFIG_BOOTP_DNS2

#define CONFIG_BOOTP_SEND_HOSTNAME

/*

 * Command line configuration.

 */

#include <config_cmd_default.h>

#define CONFIG_CMD_DHCP

#define CONFIG_CMD_PCI

#define CONFIG_CMD_IRQ

#define CONFIG_CMD_IDE

#define CONFIG_CMD_FAT

#define CONFIG_CMD_ELF

#define CONFIG_CMD_DATE

#define CONFIG_CMD_I2C

#define CONFIG_CMD_MII

#define CONFIG_CMD_PING

#define CONFIG_CMD_BSP

#define CONFIG_CMD_EEPROM

#define CONFIG_MAC_PARTITION

#define CONFIG_DOS_PARTITION

#define CONFIG_SUPPORT_VFAT

#undef  CONFIG_AUTO_UPDATE              /* autoupdate via compactflash  */

#undef	CONFIG_WATCHDOG			/* watchdog disabled		*/

#define CONFIG_SDRAM_BANK0	1	/* init onboard SDRAM bank 0	*/

/*

 * Miscellaneous configurable options

 */

#define CONFIG_SYS_LONGHELP			/* undef to save memory		*/

#define CONFIG_SYS_PROMPT	"=> "		/* Monitor Command Prompt	*/

#undef	CONFIG_SYS_HUSH_PARSER			/* use "hush" command parser	*/

#ifdef	CONFIG_SYS_HUSH_PARSER

#define CONFIG_SYS_PROMPT_HUSH_PS2	"> "

#endif

#if defined(CONFIG_CMD_KGDB)

#define CONFIG_SYS_CBSIZE	1024		/* Console I/O Buffer Size	*/

#else

#define CONFIG_SYS_CBSIZE	256		/* Console I/O Buffer Size	*/

#endif

#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */

#define CONFIG_SYS_MAXARGS	16		/* max number of command args	*/

#define CONFIG_SYS_BARGSIZE	CONFIG_SYS_CBSIZE	/* Boot Argument Buffer Size	*/

#define CONFIG_SYS_DEVICE_NULLDEV	1	/* include nulldev device	*/

#define CONFIG_SYS_CONSOLE_INFO_QUIET	1	/* don't print console @ startup*/

#define CONFIG_AUTO_COMPLETE	1       /* add autocompletion support   */

#define CONFIG_SYS_MEMTEST_START	0x0400000	/* memtest works on	*/

#define CONFIG_SYS_MEMTEST_END		0x0C00000	/* 4 ... 12 MB in DRAM	*/

#define CONFIG_CONS_INDEX	1	/* Use UART0			*/

#define CONFIG_SYS_NS16550

#define CONFIG_SYS_NS16550_SERIAL

#define CONFIG_SYS_NS16550_REG_SIZE	1

#define CONFIG_SYS_NS16550_CLK		get_serial_clock()

#undef	CONFIG_SYS_EXT_SERIAL_CLOCK	       /* no external serial clock used */

#define CONFIG_SYS_BASE_BAUD	    691200

/* The following table includes the supported baudrates */

#define CONFIG_SYS_BAUDRATE_TABLE	\

	{ 300, 600, 1200, 2400, 4800, 9600, 19200, 38400,     \

	 57600, 115200, 230400, 460800, 921600 }

#define CONFIG_SYS_LOAD_ADDR	0x100000	/* default load address */

#define CONFIG_SYS_EXTBDINFO	1		/* To use extended board_into (bd_t) */

#define CONFIG_SYS_HZ		1000		/* decrementer freq: 1 ms ticks */

#define CONFIG_LOOPW            1       /* enable loopw command         */

#define CONFIG_ZERO_BOOTDELAY_CHECK	/* check for keypress on bootdelay==0 */

/* Only interrupt boot if special string is typed */

#define CONFIG_AUTOBOOT_KEYED	1

#define CONFIG_AUTOBOOT_PROMPT 	\

	"Autobooting in %d seconds\n", bootdelay

#undef  CONFIG_AUTOBOOT_DELAY_STR

#undef  CONFIG_AUTOBOOT_STOP_STR        /* defined via environment var  */

#define CONFIG_AUTOBOOT_STOP_STR2 "esdesd" /* esd special for esd access*/

#define CONFIG_VERSION_VARIABLE 1	/* include version env variable */

#define CONFIG_SYS_RX_ETH_BUFFER	16	/* use 16 rx buffer on 405 emac */

/*-----------------------------------------------------------------------

 * PCI stuff

 *-----------------------------------------------------------------------

 */

#define PCI_HOST_ADAPTER 0              /* configure as pci adapter     */

#define PCI_HOST_FORCE  1               /* configure as pci host        */

#define PCI_HOST_AUTO   2               /* detected via arbiter enable  */

#define CONFIG_PCI			/* include pci support	        */

#define CONFIG_PCI_HOST	PCI_HOST_AUTO   /* select pci host function     */

#define CONFIG_PCI_PNP			/* do pci plug-and-play         */

					/* resource configuration       */

#define CONFIG_PCI_SCAN_SHOW            /* print pci devices @ startup  */

#define CONFIG_PCI_CONFIG_HOST_BRIDGE 1 /* don't skip host bridge config*/

#define CONFIG_PCI_BOOTDELAY    0       /* enable pci bootdelay variable*/

#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE  /* PCI Vendor ID: esd gmbh      */

#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405  /* PCI Device ID: CPCI-405      */

#define CONFIG_SYS_PCI_SUBSYS_DEVICEID2 0x0406 /* PCI Device ID: CPCI-405-A    */

#define CONFIG_SYS_PCI_CLASSCODE       0x0b20  /* PCI Class Code: Processor/PPC*/

#define CONFIG_SYS_PCI_PTM1LA  (bd->bi_memstart) /* point to sdram               */

#define CONFIG_SYS_PCI_PTM1MS  (~(bd->bi_memsize - 1) | 1) /* memsize, enable hard-wired to 1 */

#define CONFIG_SYS_PCI_PTM1PCI 0x00000000      /* Host: use this pci address   */

#define CONFIG_SYS_PCI_PTM2LA  0xffc00000      /* point to flash               */

#define CONFIG_SYS_PCI_PTM2MS  0xffc00001      /* 4MB, enable                  */

#define CONFIG_SYS_PCI_PTM2PCI 0x04000000      /* Host: use this pci address   */

#define CONFIG_PCI_4xx_PTM_OVERWRITE	1 /* overwrite PTMx settings by env */

/*-----------------------------------------------------------------------

 * IDE/ATA stuff

 *-----------------------------------------------------------------------

 */

#undef	CONFIG_IDE_8xx_DIRECT		    /* no pcmcia interface required */

#undef	CONFIG_IDE_LED			/* no led for ide supported	*/

#define CONFIG_IDE_RESET	1	/* reset for ide supported	*/

#define CONFIG_SYS_IDE_MAXBUS		1		/* max. 1 IDE busses	*/

#define CONFIG_SYS_IDE_MAXDEVICE	(CONFIG_SYS_IDE_MAXBUS*1) /* max. 1 drives per IDE bus */

#define CONFIG_SYS_ATA_BASE_ADDR	0xF0100000

#define CONFIG_SYS_ATA_IDE0_OFFSET	0x0000

#define CONFIG_SYS_ATA_DATA_OFFSET	0x0000	/* Offset for data I/O			*/

#define CONFIG_SYS_ATA_REG_OFFSET	0x0000	/* Offset for normal register accesses	*/

#define CONFIG_SYS_ATA_ALT_OFFSET	0x0000	/* Offset for alternate registers	*/

/*-----------------------------------------------------------------------

 * Start addresses for the final memory configuration

 * (Set up by the startup code)

 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0

 */

#define CONFIG_SYS_SDRAM_BASE		0x00000000

#define CONFIG_SYS_FLASH_BASE		0xFFFC0000

#define CONFIG_SYS_MONITOR_BASE	CONFIG_SYS_FLASH_BASE

#define CONFIG_SYS_MONITOR_LEN		(256 * 1024)	/* Reserve 256 kB for Monitor	*/

#define CONFIG_SYS_MALLOC_LEN		(128 * 1024)	/* Reserve 128 kB for malloc()	*/

/*

 * For booting Linux, the board info and command line data

 * have to be in the first 8 MB of memory, since this is

 * the maximum mapped by the Linux kernel during initialization.

 */

#define CONFIG_SYS_BOOTMAPSZ		(8 << 20)	/* Initial Memory map for Linux */

/*-----------------------------------------------------------------------

 * FLASH organization

 */

#define CONFIG_SYS_MAX_FLASH_BANKS	2	/* max number of memory banks		*/

#define CONFIG_SYS_MAX_FLASH_SECT	256	/* max number of sectors on one chip	*/

#define CONFIG_SYS_FLASH_ERASE_TOUT	120000	/* Timeout for Flash Erase (in ms)	*/

#define CONFIG_SYS_FLASH_WRITE_TOUT	500	/* Timeout for Flash Write (in ms)	*/

#define CONFIG_SYS_FLASH_WORD_SIZE	unsigned short	/* flash word size (width)	*/

#define CONFIG_SYS_FLASH_ADDR0		0x5555	/* 1st address for flash config cycles	*/

#define CONFIG_SYS_FLASH_ADDR1		0x2AAA	/* 2nd address for flash config cycles	*/

/*

 * The following defines are added for buggy IOP480 byte interface.

 * All other boards should use the standard values (CPCI405 etc.)

 */

#define CONFIG_SYS_FLASH_READ0		0x0000	/* 0 is standard			*/

#define CONFIG_SYS_FLASH_READ1		0x0001	/* 1 is standard			*/

#define CONFIG_SYS_FLASH_READ2		0x0002	/* 2 is standard			*/

#define CONFIG_SYS_FLASH_EMPTY_INFO		/* print 'E' for empty sector on flinfo */

#if 0 /* Use NVRAM for environment variables */

/*-----------------------------------------------------------------------

 * NVRAM organization

 */

#define CONFIG_ENV_IS_IN_NVRAM	1	/* use NVRAM for environment vars	*/

#define CONFIG_ENV_SIZE		0x0ff8		/* Size of Environment vars	*/

#define CONFIG_ENV_ADDR		\

	(CONFIG_SYS_NVRAM_BASE_ADDR+CONFIG_SYS_NVRAM_SIZE-(CONFIG_ENV_SIZE+8))	/* Env	*/

#else /* Use EEPROM for environment variables */

#define CONFIG_ENV_IS_IN_EEPROM	1	/* use EEPROM for environment vars */

#define CONFIG_ENV_OFFSET		0x000	/* environment starts at the beginning of the EEPROM */

#define CONFIG_ENV_SIZE		0x800	/* 2048 bytes may be used for env vars*/

				   /* total size of a CAT24WC16 is 2048 bytes */

#endif

#define CONFIG_SYS_NVRAM_BASE_ADDR	0xf0200000		/* NVRAM base address	*/

#define CONFIG_SYS_NVRAM_SIZE		(32*1024)		/* NVRAM size		*/

#define CONFIG_SYS_VXWORKS_MAC_PTR     (CONFIG_SYS_NVRAM_BASE_ADDR+0x6900) /* VxWorks eth-addr*/

/*-----------------------------------------------------------------------

 * I2C EEPROM (CAT24WC16) for environment

 */

#define CONFIG_HARD_I2C			/* I2c with hardware support */

#define CONFIG_PPC4XX_I2C		/* use PPC4xx driver		*/

#define CONFIG_SYS_I2C_SPEED		400000	/* I2C speed and slave address */

#define CONFIG_SYS_I2C_SLAVE		0x7F

#define CONFIG_SYS_I2C_EEPROM_ADDR	0x50	/* EEPROM CAT28WC08		*/

#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1	/* Bytes of address		*/

/* mask of address bits that overflow into the "EEPROM chip address"	*/

#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW	0x07

#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4	/* The Catalyst CAT24WC08 has	*/

					/* 16 byte page write mode using*/

					/* last 4 bits of the address	*/

#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS	10   /* and takes up to 10 msec */

/*

 * Init Memory Controller:

 *

 * BR0/1 and OR0/1 (FLASH)

 */

#define FLASH_BASE0_PRELIM	0xFF800000	/* FLASH bank #0	*/

#define FLASH_BASE1_PRELIM	0xFFC00000	/* FLASH bank #1	*/

/*-----------------------------------------------------------------------

 * External Bus Controller (EBC) Setup

 */

/* Memory Bank 0 (Flash Bank 0) initialization					*/

#define CONFIG_SYS_EBC_PB0AP		0x92015480

#define CONFIG_SYS_EBC_PB0CR		0xFFC5A000  /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */

/* Memory Bank 1 (Flash Bank 1) initialization					*/

#define CONFIG_SYS_EBC_PB1AP		0x92015480

#define CONFIG_SYS_EBC_PB1CR		0xFF85A000  /* BAS=0xFF8,BS=4MB,BU=R/W,BW=16bit */

/* Memory Bank 2 (CAN0, 1) initialization					*/

#define CONFIG_SYS_EBC_PB2AP		0x010053C0  /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */

#define CONFIG_SYS_EBC_PB2CR		0xF0018000  /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit	*/

#define CONFIG_SYS_LED_ADDR		0xF0000380

/* Memory Bank 3 (CompactFlash IDE) initialization				*/

#define CONFIG_SYS_EBC_PB3AP		0x010053C0  /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */

#define CONFIG_SYS_EBC_PB3CR		0xF011A000  /* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */

/* Memory Bank 4 (NVRAM/RTC) initialization					*/

/*#define CONFIG_SYS_EBC_PB4AP		  0x01805280  / * TWT=3,WBN=1,WBF=1,TH=1,SOR=1	   */

#define CONFIG_SYS_EBC_PB4AP		0x01805680  /* TWT=3,WBN=1,WBF=1,TH=3,SOR=1	*/

#define CONFIG_SYS_EBC_PB4CR		0xF0218000  /* BAS=0xF02,BS=1MB,BU=R/W,BW=8bit	*/

/* Memory Bank 5 (optional Quart) initialization				*/

#define CONFIG_SYS_EBC_PB5AP		0x04005B80  /* TWT=8,WBN=1,WBF=1,TH=5,RE=1,SOR=1*/

#define CONFIG_SYS_EBC_PB5CR		0xF0318000  /* BAS=0xF03,BS=1MB,BU=R/W,BW=8bit	*/

/* Memory Bank 6 (FPGA internal) initialization					*/

#define CONFIG_SYS_EBC_PB6AP		0x010053C0  /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */

#define CONFIG_SYS_EBC_PB6CR		0xF041A000  /* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */

#define CONFIG_SYS_FPGA_BASE_ADDR	0xF0400000

/*-----------------------------------------------------------------------

 * FPGA stuff

 */

/* FPGA internal regs */

#define CONFIG_SYS_FPGA_MODE		0x00

#define CONFIG_SYS_FPGA_STATUS		0x02

#define CONFIG_SYS_FPGA_TS		0x04

#define CONFIG_SYS_FPGA_TS_LOW		0x06

#define CONFIG_SYS_FPGA_TS_CAP0	0x10

#define CONFIG_SYS_FPGA_TS_CAP0_LOW	0x12

#define CONFIG_SYS_FPGA_TS_CAP1	0x14

#define CONFIG_SYS_FPGA_TS_CAP1_LOW	0x16

#define CONFIG_SYS_FPGA_TS_CAP2	0x18

#define CONFIG_SYS_FPGA_TS_CAP2_LOW	0x1a

#define CONFIG_SYS_FPGA_TS_CAP3	0x1c

#define CONFIG_SYS_FPGA_TS_CAP3_LOW	0x1e

/* FPGA Mode Reg */

#define CONFIG_SYS_FPGA_MODE_CF_RESET	    0x0001

#define CONFIG_SYS_FPGA_MODE_DUART_RESET   0x0002

#define CONFIG_SYS_FPGA_MODE_ENABLE_OUTPUT 0x0004     /* only set on CPCI-405 Ver 3 */

#define CONFIG_SYS_FPGA_MODE_TS_IRQ_ENABLE 0x0100

#define CONFIG_SYS_FPGA_MODE_TS_IRQ_CLEAR  0x1000

#define CONFIG_SYS_FPGA_MODE_TS_CLEAR	    0x2000

/* FPGA Status Reg */

#define CONFIG_SYS_FPGA_STATUS_DIP0	0x0001

#define CONFIG_SYS_FPGA_STATUS_DIP1	0x0002

#define CONFIG_SYS_FPGA_STATUS_DIP2	0x0004

#define CONFIG_SYS_FPGA_STATUS_FLASH	0x0008

#define CONFIG_SYS_FPGA_STATUS_TS_IRQ	0x1000

#define CONFIG_SYS_FPGA_SPARTAN2	1	    /* using Xilinx Spartan 2 now    */

#define CONFIG_SYS_FPGA_MAX_SIZE	32*1024	    /* 32kByte is enough for XC2S15  */

/* FPGA program pin configuration */

#define CONFIG_SYS_FPGA_PRG		0x04000000  /* FPGA program pin (ppc output) */

#define CONFIG_SYS_FPGA_CLK		0x02000000  /* FPGA clk pin (ppc output)     */

#define CONFIG_SYS_FPGA_DATA		0x01000000  /* FPGA data pin (ppc output)    */

#define CONFIG_SYS_FPGA_INIT		0x00010000  /* FPGA init pin (ppc input)     */

#define CONFIG_SYS_FPGA_DONE		0x00008000  /* FPGA done pin (ppc input)     */

/*-----------------------------------------------------------------------

 * Definitions for initial stack pointer and data area (in data cache)

 */

#define CONFIG_SYS_INIT_DCACHE_CS	7	/* use cs # 7 for data cache memory    */

#define CONFIG_SYS_INIT_RAM_ADDR	0x40000000  /* use data cache		       */

#define CONFIG_SYS_INIT_RAM_SIZE	0x2000	/* Size of used area in RAM	       */

#define CONFIG_SYS_GBL_DATA_OFFSET    (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)

#define CONFIG_SYS_INIT_SP_OFFSET	CONFIG_SYS_GBL_DATA_OFFSET

#endif	/* __CONFIG_H */