2
* QEMU PowerPC 4xx emulation shared definitions
4
* Copyright (c) 2007 Jocelyn Mayer
6
* Permission is hereby granted, free of charge, to any person obtaining a copy
7
* of this software and associated documentation files (the "Software"), to deal
8
* in the Software without restriction, including without limitation the rights
9
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10
* copies of the Software, and to permit persons to whom the Software is
11
* furnished to do so, subject to the following conditions:
13
* The above copyright notice and this permission notice shall be included in
14
* all copies or substantial portions of the Software.
16
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
25
#if !defined(PPC_4XX_H)
28
/* PowerPC 4xx core initialization */
29
CPUState *ppc4xx_init (const char *cpu_model,
30
clk_setup_t *cpu_clk, clk_setup_t *tb_clk,
33
typedef struct ppc4xx_mmio_t ppc4xx_mmio_t;
34
int ppc4xx_mmio_register (CPUState *env, ppc4xx_mmio_t *mmio,
35
target_phys_addr_t offset, uint32_t len,
36
CPUReadMemoryFunc **mem_read,
37
CPUWriteMemoryFunc **mem_write, void *opaque);
38
ppc4xx_mmio_t *ppc4xx_mmio_init (CPUState *env, target_phys_addr_t base);
40
/* PowerPC 4xx universal interrupt controller */
42
PPCUIC_OUTPUT_INT = 0,
43
PPCUIC_OUTPUT_CINT = 1,
46
qemu_irq *ppcuic_init (CPUState *env, qemu_irq *irqs,
47
uint32_t dcr_base, int has_ssr, int has_vr);
49
#endif /* !defined(PPC_4XX_H) */
added
removed
hw/ppc4xx.h
