56
56
#define TCG_TARGET_CALL_STACK_OFFSET 0
58
58
/* optional instructions */
59
#define TCG_TARGET_HAS_bswap_i32
60
#define TCG_TARGET_HAS_bswap_i64
59
#define TCG_TARGET_HAS_bswap16_i32
60
#define TCG_TARGET_HAS_bswap16_i64
61
#define TCG_TARGET_HAS_bswap32_i32
62
#define TCG_TARGET_HAS_bswap32_i64
63
#define TCG_TARGET_HAS_bswap64_i64
61
64
#define TCG_TARGET_HAS_neg_i32
62
65
#define TCG_TARGET_HAS_neg_i64
66
#define TCG_TARGET_HAS_not_i32
67
#define TCG_TARGET_HAS_not_i64
68
#define TCG_TARGET_HAS_ext8s_i32
69
#define TCG_TARGET_HAS_ext16s_i32
70
#define TCG_TARGET_HAS_ext8s_i64
71
#define TCG_TARGET_HAS_ext16s_i64
72
#define TCG_TARGET_HAS_ext32s_i64
73
#define TCG_TARGET_HAS_rot_i32
74
#define TCG_TARGET_HAS_rot_i64
76
#define TCG_TARGET_HAS_GUEST_BASE
64
78
/* Note: must be synced with dyngen-exec.h */
65
79
#define TCG_AREG0 TCG_REG_R14
66
80
#define TCG_AREG1 TCG_REG_R15
67
81
#define TCG_AREG2 TCG_REG_R12
68
#define TCG_AREG3 TCG_REG_R13
70
83
static inline void flush_icache_range(unsigned long start, unsigned long stop)