← Back to branch summary

~ubuntu-branches/ubuntu/edgy/gstreamer0.10-ffmpeg/edgy

« back to all changes in this revision

Viewing changes to gst-libs/ext/ffmpeg/libavcodec/ppc/idct_altivec.c

  • Committer: Bazaar Package Importer
  • Author(s): Sebastian Dröge
  • Date: 2006-04-01 16:13:43 UTC
  • mto: This revision was merged to the branch mainline in revision 5.
  • Revision ID: james.westby@ubuntu.com-20060401161343-n621cgjlujio0otg
Tags: upstream-0.10.1
Import upstream version 0.10.1

Show diffs side-by-side

added added

removed removed

Lines of Context:
gst-libs/ext/ffmpeg/libavcodec/ppc/idct_altivec.c
13
13
 *
14
14
 * You should have received a copy of the GNU Lesser General Public
15
15
 * License along with this library; if not, write to the Free Software
16
 
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 
16
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
17
17
 *
18
18
 */
19
19
 
51
51
#define vector_s32_t vector signed int
52
52
#define vector_u32_t vector unsigned int
53
53
 
54
 
#define IDCT_HALF                                       \
55
 
    /* 1st stage */                                     \
56
 
    t1 = vec_mradds (a1, vx7, vx1 );                    \
57
 
    t8 = vec_mradds (a1, vx1, vec_subs (zero, vx7));    \
58
 
    t7 = vec_mradds (a2, vx5, vx3);                     \
59
 
    t3 = vec_mradds (ma2, vx3, vx5);                    \
60
 
                                                        \
61
 
    /* 2nd stage */                                     \
62
 
    t5 = vec_adds (vx0, vx4);                           \
63
 
    t0 = vec_subs (vx0, vx4);                           \
64
 
    t2 = vec_mradds (a0, vx6, vx2);                     \
65
 
    t4 = vec_mradds (a0, vx2, vec_subs (zero, vx6));    \
66
 
    t6 = vec_adds (t8, t3);                             \
67
 
    t3 = vec_subs (t8, t3);                             \
68
 
    t8 = vec_subs (t1, t7);                             \
69
 
    t1 = vec_adds (t1, t7);                             \
70
 
                                                        \
71
 
    /* 3rd stage */                                     \
72
 
    t7 = vec_adds (t5, t2);                             \
73
 
    t2 = vec_subs (t5, t2);                             \
74
 
    t5 = vec_adds (t0, t4);                             \
75
 
    t0 = vec_subs (t0, t4);                             \
76
 
    t4 = vec_subs (t8, t3);                             \
77
 
    t3 = vec_adds (t8, t3);                             \
78
 
                                                        \
79
 
    /* 4th stage */                                     \
80
 
    vy0 = vec_adds (t7, t1);                            \
81
 
    vy7 = vec_subs (t7, t1);                            \
82
 
    vy1 = vec_mradds (c4, t3, t5);                      \
83
 
    vy6 = vec_mradds (mc4, t3, t5);                     \
84
 
    vy2 = vec_mradds (c4, t4, t0);                      \
85
 
    vy5 = vec_mradds (mc4, t4, t0);                     \
86
 
    vy3 = vec_adds (t2, t6);                            \
 
54
#define IDCT_HALF                                       \
 
55
    /* 1st stage */                                     \
 
56
    t1 = vec_mradds (a1, vx7, vx1 );                    \
 
57
    t8 = vec_mradds (a1, vx1, vec_subs (zero, vx7));    \
 
58
    t7 = vec_mradds (a2, vx5, vx3);                     \
 
59
    t3 = vec_mradds (ma2, vx3, vx5);                    \
 
60
                                                        \
 
61
    /* 2nd stage */                                     \
 
62
    t5 = vec_adds (vx0, vx4);                           \
 
63
    t0 = vec_subs (vx0, vx4);                           \
 
64
    t2 = vec_mradds (a0, vx6, vx2);                     \
 
65
    t4 = vec_mradds (a0, vx2, vec_subs (zero, vx6));    \
 
66
    t6 = vec_adds (t8, t3);                             \
 
67
    t3 = vec_subs (t8, t3);                             \
 
68
    t8 = vec_subs (t1, t7);                             \
 
69
    t1 = vec_adds (t1, t7);                             \
 
70
                                                        \
 
71
    /* 3rd stage */                                     \
 
72
    t7 = vec_adds (t5, t2);                             \
 
73
    t2 = vec_subs (t5, t2);                             \
 
74
    t5 = vec_adds (t0, t4);                             \
 
75
    t0 = vec_subs (t0, t4);                             \
 
76
    t4 = vec_subs (t8, t3);                             \
 
77
    t3 = vec_adds (t8, t3);                             \
 
78
                                                        \
 
79
    /* 4th stage */                                     \
 
80
    vy0 = vec_adds (t7, t1);                            \
 
81
    vy7 = vec_subs (t7, t1);                            \
 
82
    vy1 = vec_mradds (c4, t3, t5);                      \
 
83
    vy6 = vec_mradds (mc4, t3, t5);                     \
 
84
    vy2 = vec_mradds (c4, t4, t0);                      \
 
85
    vy5 = vec_mradds (mc4, t4, t0);                     \
 
86
    vy3 = vec_adds (t2, t6);                            \
87
87
    vy4 = vec_subs (t2, t6);
88
88
 
89
 
        
90
 
#define IDCT                                                            \
91
 
    vector_s16_t vx0, vx1, vx2, vx3, vx4, vx5, vx6, vx7;                \
92
 
    vector_s16_t vy0, vy1, vy2, vy3, vy4, vy5, vy6, vy7;                \
93
 
    vector_s16_t a0, a1, a2, ma2, c4, mc4, zero, bias;                  \
94
 
    vector_s16_t t0, t1, t2, t3, t4, t5, t6, t7, t8;                    \
95
 
    vector_u16_t shift;                                                 \
96
 
                                                                        \
97
 
    c4 = vec_splat (constants[0], 0);                                   \
98
 
    a0 = vec_splat (constants[0], 1);                                   \
99
 
    a1 = vec_splat (constants[0], 2);                                   \
100
 
    a2 = vec_splat (constants[0], 3);                                   \
101
 
    mc4 = vec_splat (constants[0], 4);                                  \
102
 
    ma2 = vec_splat (constants[0], 5);                                  \
103
 
    bias = (vector_s16_t)vec_splat ((vector_s32_t)constants[0], 3);     \
104
 
                                                                        \
105
 
    zero = vec_splat_s16 (0);                                           \
106
 
    shift = vec_splat_u16 (4);                                          \
107
 
                                                                        \
108
 
    vx0 = vec_mradds (vec_sl (block[0], shift), constants[1], zero);    \
109
 
    vx1 = vec_mradds (vec_sl (block[1], shift), constants[2], zero);    \
110
 
    vx2 = vec_mradds (vec_sl (block[2], shift), constants[3], zero);    \
111
 
    vx3 = vec_mradds (vec_sl (block[3], shift), constants[4], zero);    \
112
 
    vx4 = vec_mradds (vec_sl (block[4], shift), constants[1], zero);    \
113
 
    vx5 = vec_mradds (vec_sl (block[5], shift), constants[4], zero);    \
114
 
    vx6 = vec_mradds (vec_sl (block[6], shift), constants[3], zero);    \
115
 
    vx7 = vec_mradds (vec_sl (block[7], shift), constants[2], zero);    \
116
 
                                                                        \
117
 
    IDCT_HALF                                                           \
118
 
                                                                        \
119
 
    vx0 = vec_mergeh (vy0, vy4);                                        \
120
 
    vx1 = vec_mergel (vy0, vy4);                                        \
121
 
    vx2 = vec_mergeh (vy1, vy5);                                        \
122
 
    vx3 = vec_mergel (vy1, vy5);                                        \
123
 
    vx4 = vec_mergeh (vy2, vy6);                                        \
124
 
    vx5 = vec_mergel (vy2, vy6);                                        \
125
 
    vx6 = vec_mergeh (vy3, vy7);                                        \
126
 
    vx7 = vec_mergel (vy3, vy7);                                        \
127
 
                                                                        \
128
 
    vy0 = vec_mergeh (vx0, vx4);                                        \
129
 
    vy1 = vec_mergel (vx0, vx4);                                        \
130
 
    vy2 = vec_mergeh (vx1, vx5);                                        \
131
 
    vy3 = vec_mergel (vx1, vx5);                                        \
132
 
    vy4 = vec_mergeh (vx2, vx6);                                        \
133
 
    vy5 = vec_mergel (vx2, vx6);                                        \
134
 
    vy6 = vec_mergeh (vx3, vx7);                                        \
135
 
    vy7 = vec_mergel (vx3, vx7);                                        \
136
 
                                                                        \
137
 
    vx0 = vec_adds (vec_mergeh (vy0, vy4), bias);                       \
138
 
    vx1 = vec_mergel (vy0, vy4);                                        \
139
 
    vx2 = vec_mergeh (vy1, vy5);                                        \
140
 
    vx3 = vec_mergel (vy1, vy5);                                        \
141
 
    vx4 = vec_mergeh (vy2, vy6);                                        \
142
 
    vx5 = vec_mergel (vy2, vy6);                                        \
143
 
    vx6 = vec_mergeh (vy3, vy7);                                        \
144
 
    vx7 = vec_mergel (vy3, vy7);                                        \
145
 
                                                                        \
146
 
    IDCT_HALF                                                           \
147
 
                                                                        \
148
 
    shift = vec_splat_u16 (6);                                          \
149
 
    vx0 = vec_sra (vy0, shift);                                         \
150
 
    vx1 = vec_sra (vy1, shift);                                         \
151
 
    vx2 = vec_sra (vy2, shift);                                         \
152
 
    vx3 = vec_sra (vy3, shift);                                         \
153
 
    vx4 = vec_sra (vy4, shift);                                         \
154
 
    vx5 = vec_sra (vy5, shift);                                         \
155
 
    vx6 = vec_sra (vy6, shift);                                         \
 
89
 
 
90
#define IDCT                                                            \
 
91
    vector_s16_t vx0, vx1, vx2, vx3, vx4, vx5, vx6, vx7;                \
 
92
    vector_s16_t vy0, vy1, vy2, vy3, vy4, vy5, vy6, vy7;                \
 
93
    vector_s16_t a0, a1, a2, ma2, c4, mc4, zero, bias;                  \
 
94
    vector_s16_t t0, t1, t2, t3, t4, t5, t6, t7, t8;                    \
 
95
    vector_u16_t shift;                                                 \
 
96
                                                                        \
 
97
    c4 = vec_splat (constants[0], 0);                                   \
 
98
    a0 = vec_splat (constants[0], 1);                                   \
 
99
    a1 = vec_splat (constants[0], 2);                                   \
 
100
    a2 = vec_splat (constants[0], 3);                                   \
 
101
    mc4 = vec_splat (constants[0], 4);                                  \
 
102
    ma2 = vec_splat (constants[0], 5);                                  \
 
103
    bias = (vector_s16_t)vec_splat ((vector_s32_t)constants[0], 3);     \
 
104
                                                                        \
 
105
    zero = vec_splat_s16 (0);                                           \
 
106
    shift = vec_splat_u16 (4);                                          \
 
107
                                                                        \
 
108
    vx0 = vec_mradds (vec_sl (block[0], shift), constants[1], zero);    \
 
109
    vx1 = vec_mradds (vec_sl (block[1], shift), constants[2], zero);    \
 
110
    vx2 = vec_mradds (vec_sl (block[2], shift), constants[3], zero);    \
 
111
    vx3 = vec_mradds (vec_sl (block[3], shift), constants[4], zero);    \
 
112
    vx4 = vec_mradds (vec_sl (block[4], shift), constants[1], zero);    \
 
113
    vx5 = vec_mradds (vec_sl (block[5], shift), constants[4], zero);    \
 
114
    vx6 = vec_mradds (vec_sl (block[6], shift), constants[3], zero);    \
 
115
    vx7 = vec_mradds (vec_sl (block[7], shift), constants[2], zero);    \
 
116
                                                                        \
 
117
    IDCT_HALF                                                           \
 
118
                                                                        \
 
119
    vx0 = vec_mergeh (vy0, vy4);                                        \
 
120
    vx1 = vec_mergel (vy0, vy4);                                        \
 
121
    vx2 = vec_mergeh (vy1, vy5);                                        \
 
122
    vx3 = vec_mergel (vy1, vy5);                                        \
 
123
    vx4 = vec_mergeh (vy2, vy6);                                        \
 
124
    vx5 = vec_mergel (vy2, vy6);                                        \
 
125
    vx6 = vec_mergeh (vy3, vy7);                                        \
 
126
    vx7 = vec_mergel (vy3, vy7);                                        \
 
127
                                                                        \
 
128
    vy0 = vec_mergeh (vx0, vx4);                                        \
 
129
    vy1 = vec_mergel (vx0, vx4);                                        \
 
130
    vy2 = vec_mergeh (vx1, vx5);                                        \
 
131
    vy3 = vec_mergel (vx1, vx5);                                        \
 
132
    vy4 = vec_mergeh (vx2, vx6);                                        \
 
133
    vy5 = vec_mergel (vx2, vx6);                                        \
 
134
    vy6 = vec_mergeh (vx3, vx7);                                        \
 
135
    vy7 = vec_mergel (vx3, vx7);                                        \
 
136
                                                                        \
 
137
    vx0 = vec_adds (vec_mergeh (vy0, vy4), bias);                       \
 
138
    vx1 = vec_mergel (vy0, vy4);                                        \
 
139
    vx2 = vec_mergeh (vy1, vy5);                                        \
 
140
    vx3 = vec_mergel (vy1, vy5);                                        \
 
141
    vx4 = vec_mergeh (vy2, vy6);                                        \
 
142
    vx5 = vec_mergel (vy2, vy6);                                        \
 
143
    vx6 = vec_mergeh (vy3, vy7);                                        \
 
144
    vx7 = vec_mergel (vy3, vy7);                                        \
 
145
                                                                        \
 
146
    IDCT_HALF                                                           \
 
147
                                                                        \
 
148
    shift = vec_splat_u16 (6);                                          \
 
149
    vx0 = vec_sra (vy0, shift);                                         \
 
150
    vx1 = vec_sra (vy1, shift);                                         \
 
151
    vx2 = vec_sra (vy2, shift);                                         \
 
152
    vx3 = vec_sra (vy3, shift);                                         \
 
153
    vx4 = vec_sra (vy4, shift);                                         \
 
154
    vx5 = vec_sra (vy5, shift);                                         \
 
155
    vx6 = vec_sra (vy6, shift);                                         \
156
156
    vx7 = vec_sra (vy7, shift);
157
157
 
158
158
 
180
180
#endif
181
181
    IDCT
182
182
 
183
 
#define COPY(dest,src)                                          \
184
 
    tmp = vec_packsu (src, src);                                \
185
 
    vec_ste ((vector_u32_t)tmp, 0, (unsigned int *)dest);       \
 
183
#define COPY(dest,src)                                          \
 
184
    tmp = vec_packsu (src, src);                                \
 
185
    vec_ste ((vector_u32_t)tmp, 0, (unsigned int *)dest);       \
186
186
    vec_ste ((vector_u32_t)tmp, 4, (unsigned int *)dest);
187
187
 
188
 
    COPY (dest, vx0)    dest += stride;
189
 
    COPY (dest, vx1)    dest += stride;
190
 
    COPY (dest, vx2)    dest += stride;
191
 
    COPY (dest, vx3)    dest += stride;
192
 
    COPY (dest, vx4)    dest += stride;
193
 
    COPY (dest, vx5)    dest += stride;
194
 
    COPY (dest, vx6)    dest += stride;
 
188
    COPY (dest, vx0)    dest += stride;
 
189
    COPY (dest, vx1)    dest += stride;
 
190
    COPY (dest, vx2)    dest += stride;
 
191
    COPY (dest, vx3)    dest += stride;
 
192
    COPY (dest, vx4)    dest += stride;
 
193
    COPY (dest, vx5)    dest += stride;
 
194
    COPY (dest, vx6)    dest += stride;
195
195
    COPY (dest, vx7)
196
196
 
197
197
POWERPC_PERF_STOP_COUNT(altivec_idct_put_num, 1);
225
225
    perm0 = vec_mergeh (p, p0);
226
226
    perm1 = vec_mergeh (p, p1);
227
227
 
228
 
#define ADD(dest,src,perm)                                              \
229
 
    /* *(uint64_t *)&tmp = *(uint64_t *)dest; */                        \
230
 
    tmp = vec_ld (0, dest);                                             \
231
 
    tmp2 = (vector_s16_t)vec_perm (tmp, (vector_u8_t)zero, perm);       \
232
 
    tmp3 = vec_adds (tmp2, src);                                        \
233
 
    tmp = vec_packsu (tmp3, tmp3);                                      \
234
 
    vec_ste ((vector_u32_t)tmp, 0, (unsigned int *)dest);               \
 
228
#define ADD(dest,src,perm)                                              \
 
229
    /* *(uint64_t *)&tmp = *(uint64_t *)dest; */                        \
 
230
    tmp = vec_ld (0, dest);                                             \
 
231
    tmp2 = (vector_s16_t)vec_perm (tmp, (vector_u8_t)zero, perm);       \
 
232
    tmp3 = vec_adds (tmp2, src);                                        \
 
233
    tmp = vec_packsu (tmp3, tmp3);                                      \
 
234
    vec_ste ((vector_u32_t)tmp, 0, (unsigned int *)dest);               \
235
235
    vec_ste ((vector_u32_t)tmp, 4, (unsigned int *)dest);
236
236
 
237
 
    ADD (dest, vx0, perm0)      dest += stride;
238
 
    ADD (dest, vx1, perm1)      dest += stride;
239
 
    ADD (dest, vx2, perm0)      dest += stride;
240
 
    ADD (dest, vx3, perm1)      dest += stride;
241
 
    ADD (dest, vx4, perm0)      dest += stride;
242
 
    ADD (dest, vx5, perm1)      dest += stride;
243
 
    ADD (dest, vx6, perm0)      dest += stride;
 
237
    ADD (dest, vx0, perm0)      dest += stride;
 
238
    ADD (dest, vx1, perm1)      dest += stride;
 
239
    ADD (dest, vx2, perm0)      dest += stride;
 
240
    ADD (dest, vx3, perm1)      dest += stride;
 
241
    ADD (dest, vx4, perm0)      dest += stride;
 
242
    ADD (dest, vx5, perm1)      dest += stride;
 
243
    ADD (dest, vx6, perm0)      dest += stride;
244
244
    ADD (dest, vx7, perm1)
245
245
 
246
246
POWERPC_PERF_STOP_COUNT(altivec_idct_add_num, 1);