1
/* $Id: lirc_wpc8769l.h,v 1.4 2009/02/05 20:55:20 lirc Exp $ */
1
/* $Id: lirc_wpc8769l.h,v 1.5 2009/06/15 15:11:39 jarodwilson Exp $ */
3
3
/****************************************************************************
4
4
** lirc_wpc8769l.h ****************************************************
67
67
/* WPC8769L register set definitions. Note that these are all wild guesses.*/
69
69
/* Registers for I/O range 1. */
70
#define WPC8769L_SELECT_REG 0x03
70
#define WPC8769L_SELECT_REG 0x03
73
#define WPC8769L_BANK_00 0x00
73
#define WPC8769L_BANK_00 0x00
75
#define WPC8769L_DATA_REG 0x00
75
#define WPC8769L_DATA_REG 0x00
77
77
#define WPC8769L_INTERRUPT_REG 0x01
78
78
#define WPC8769L_INTERRUPT_1_MASK 0x01
83
83
#define WPC8769L_DATA_STATUS_MASK_1 0x02
84
84
#define WPC8769L_DATA_STATUS_MASK_2 0xd0
86
#define WPC8769L_CONFIG_REG 0x04
86
#define WPC8769L_CONFIG_REG 0x04
87
87
#define WPC8769L_CONFIG_OFF_MASK 0xe0
88
88
#define WPC8769L_CONFIG_ON_MASK 0xc0
94
94
#define WPC8769L_TIMEOUT_RESET_MASK 0x20
97
#define WPC8769L_BANK_E0 0xe0
97
#define WPC8769L_BANK_E0 0xe0
99
99
#define WPC8769L_CONFIG6_REG 0x00
100
100
#define WPC8769L_CONFIG6_MASK 0x4b
102
102
#define WPC8769L_CONFIG7_REG 0x01
104
#define WPC8769L_HARDWARE_ENABLE1_REG 0x02
105
#define WPC8769L_HARDWARE_ENABLE1_MASK 0x01
104
#define WPC8769L_HARDWARE_ENABLE1_REG 0x02
105
#define WPC8769L_HARDWARE_ENABLE1_MASK 0x01
107
107
#define WPC8769L_CONFIG5_REG 0x04
108
108
#define WPC8769L_CONFIG5_ON_MASK 0x30
110
#define WPC8769L_REMAINING_RX_DATA_REG 0x07
113
#define WPC8769L_BANK_E4 0xe4
115
#define WPC8769L_READ_ON_STARTUP_REG 0x00
118
#define WPC8769L_BANK_EC 0xec
110
#define WPC8769L_REMAINING_RX_DATA_REG 0x07
113
#define WPC8769L_BANK_E4 0xe4
115
#define WPC8769L_READ_ON_STARTUP_REG 0x00
118
#define WPC8769L_BANK_EC 0xec
120
120
#define WPC8769L_CONFIG3_REG 0x04
121
121
#define WPC8769L_CONFIG3_ON_MASK 0x01
122
122
#define WPC8769L_CONFIG3_MASK_1 0x10
125
#define WPC8769L_BANK_F0 0xf0
125
#define WPC8769L_BANK_F0 0xf0
127
#define WPC8769L_WAKEUP_STATUS_LEG_REG 0x02
128
#define WPC8769L_WAKEUP_STATUS_LEG_MASK 0x04
127
#define WPC8769L_WAKEUP_STATUS_LEG_REG 0x02
128
#define WPC8769L_WAKEUP_STATUS_LEG_MASK 0x04
129
129
#define WPC8769L_WAKEUP_STATUS_LEG_MASK_A 0x02
130
130
#define WPC8769L_WAKEUP_STATUS_LEG_MASK_B 0x08
133
#define WPC8769L_BANK_F4 0xf4
133
#define WPC8769L_BANK_F4 0xf4
135
135
#define WPC8769L_CONFIG9_REG 0x01
157
157
#define WPC8769L_CLOCK_ON_MASK 0x01
159
159
#define WPC8769L_WAKEUP_CONFIG_REG 0x1a
160
#define WPC8769L_WAKEUP_CONFIG_PRE_MASK 0x80
160
#define WPC8769L_WAKEUP_CONFIG_PRE_MASK 0x80
161
161
#define WPC8769L_MAX_INFO_BITS_BIAS 0x0e
162
#define WPC8769L_MAX_INFO_BITS_SHIFT 0x01
162
#define WPC8769L_MAX_INFO_BITS_SHIFT 0x01
164
164
#define WPC8769L_WAKEUP_CONFIG3_REG 0x13
165
165
#define WPC8769L_WAKEUP_CONFIG3_OFF_MASK 0x10
166
#define WPC8769L_WAKEUP_CONFIG3_ON_MASK 0x21
167
#define WPC8769L_WAKEUP_CONFIG3_A_SHIFT 0x01
168
#define WPC8769L_WAKEUP_CONFIG3_A_MASK 0x03
169
#define WPC8769L_WAKEUP_CONFIG3_B_SHIFT 0x03
170
#define WPC8769L_WAKEUP_CONFIG3_B_MASK 0x01
166
#define WPC8769L_WAKEUP_CONFIG3_ON_MASK 0x21
167
#define WPC8769L_WAKEUP_CONFIG3_A_SHIFT 0x01
168
#define WPC8769L_WAKEUP_CONFIG3_A_MASK 0x03
169
#define WPC8769L_WAKEUP_CONFIG3_B_SHIFT 0x03
170
#define WPC8769L_WAKEUP_CONFIG3_B_MASK 0x01
172
172
#define WPC8769L_WAKEUP_STATUS_REG 0x14
173
#define WPC8769L_WAKEUP_WOKE_UP_MASK 0x01
173
#define WPC8769L_WAKEUP_WOKE_UP_MASK 0x01
174
174
#define WPC8769L_WAKEUP_CONFIGURING_MASK 0x17
176
176
#define WPC8769L_WAKEUP_CONFIG2_REG 0x15
177
177
#define WPC8769L_WAKEUP_CONFIG2_AND_MASK 0xf9
178
#define WPC8769L_WAKEUP_CONFIG2_OR_MASK 0x01
178
#define WPC8769L_WAKEUP_CONFIG2_OR_MASK 0x01
180
#define WPC8769L_WAKEUP_DATA_PTR_REG 0x18
180
#define WPC8769L_WAKEUP_DATA_PTR_REG 0x18
181
181
#define WPC8769L_WAKEUP_DATA_BITS 0x20
182
182
#define WPC8769L_WAKEUP_DATA_BASE 0x10
183
183
#define WPC8769L_WAKEUP_MASK_BASE 0x20