2
* Copyright (c) 2007 Dave Airlie <airlied@linux.ie>
3
* Copyright (c) 2007 Jakob Bornecrantz <wallbraker@gmail.com>
4
* Copyright (c) 2008 Red Hat Inc.
5
* Copyright (c) 2007-2008 Tungsten Graphics, Inc., Cedar Park, TX., USA
6
* Copyright (c) 2007-2008 Intel Corporation
8
* Permission is hereby granted, free of charge, to any person obtaining a
9
* copy of this software and associated documentation files (the "Software"),
10
* to deal in the Software without restriction, including without limitation
11
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
12
* and/or sell copies of the Software, and to permit persons to whom the
13
* Software is furnished to do so, subject to the following conditions:
15
* The above copyright notice and this permission notice shall be included in
16
* all copies or substantial portions of the Software.
18
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
21
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
22
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
23
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
30
#define DRM_DISPLAY_INFO_LEN 32
31
#define DRM_CONNECTOR_NAME_LEN 32
32
#define DRM_DISPLAY_MODE_LEN 32
33
#define DRM_PROP_NAME_LEN 32
35
#define DRM_MODE_TYPE_BUILTIN (1<<0)
36
#define DRM_MODE_TYPE_CLOCK_C ((1<<1) | DRM_MODE_TYPE_BUILTIN)
37
#define DRM_MODE_TYPE_CRTC_C ((1<<2) | DRM_MODE_TYPE_BUILTIN)
38
#define DRM_MODE_TYPE_PREFERRED (1<<3)
39
#define DRM_MODE_TYPE_DEFAULT (1<<4)
40
#define DRM_MODE_TYPE_USERDEF (1<<5)
41
#define DRM_MODE_TYPE_DRIVER (1<<6)
43
/* Video mode flags */
44
/* bit compatible with the xorg definitions. */
45
#define DRM_MODE_FLAG_PHSYNC (1<<0)
46
#define DRM_MODE_FLAG_NHSYNC (1<<1)
47
#define DRM_MODE_FLAG_PVSYNC (1<<2)
48
#define DRM_MODE_FLAG_NVSYNC (1<<3)
49
#define DRM_MODE_FLAG_INTERLACE (1<<4)
50
#define DRM_MODE_FLAG_DBLSCAN (1<<5)
51
#define DRM_MODE_FLAG_CSYNC (1<<6)
52
#define DRM_MODE_FLAG_PCSYNC (1<<7)
53
#define DRM_MODE_FLAG_NCSYNC (1<<8)
54
#define DRM_MODE_FLAG_HSKEW (1<<9) /* hskew provided */
55
#define DRM_MODE_FLAG_BCAST (1<<10)
56
#define DRM_MODE_FLAG_PIXMUX (1<<11)
57
#define DRM_MODE_FLAG_DBLCLK (1<<12)
58
#define DRM_MODE_FLAG_CLKDIV2 (1<<13)
61
/* bit compatible with the xorg definitions. */
62
#define DRM_MODE_DPMS_ON 0
63
#define DRM_MODE_DPMS_STANDBY 1
64
#define DRM_MODE_DPMS_SUSPEND 2
65
#define DRM_MODE_DPMS_OFF 3
67
/* Scaling mode options */
68
#define DRM_MODE_SCALE_NONE 0 /* Unmodified timing (display or
69
software can still scale) */
70
#define DRM_MODE_SCALE_FULLSCREEN 1 /* Full screen, ignore aspect */
71
#define DRM_MODE_SCALE_CENTER 2 /* Centered, no scaling */
72
#define DRM_MODE_SCALE_ASPECT 3 /* Full screen, preserve aspect */
74
/* Dithering mode options */
75
#define DRM_MODE_DITHERING_OFF 0
76
#define DRM_MODE_DITHERING_ON 1
78
struct drm_mode_modeinfo {
80
__u16 hdisplay, hsync_start, hsync_end, htotal, hskew;
81
__u16 vdisplay, vsync_start, vsync_end, vtotal, vscan;
83
__u32 vrefresh; /* vertical refresh * 1000 */
87
char name[DRM_DISPLAY_MODE_LEN];
90
struct drm_mode_card_res {
93
__u64 connector_id_ptr;
97
__u32 count_connectors;
99
__u32 min_width, max_width;
100
__u32 min_height, max_height;
103
struct drm_mode_crtc {
104
__u64 set_connectors_ptr;
105
__u32 count_connectors;
107
__u32 crtc_id; /**< Id */
108
__u32 fb_id; /**< Id of framebuffer */
110
__u32 x, y; /**< Position on the frameuffer */
114
struct drm_mode_modeinfo mode;
117
#define DRM_MODE_ENCODER_NONE 0
118
#define DRM_MODE_ENCODER_DAC 1
119
#define DRM_MODE_ENCODER_TMDS 2
120
#define DRM_MODE_ENCODER_LVDS 3
121
#define DRM_MODE_ENCODER_TVDAC 4
123
struct drm_mode_get_encoder {
127
__u32 crtc_id; /**< Id of crtc */
129
__u32 possible_crtcs;
130
__u32 possible_clones;
133
/* This is for connectors with multiple signal types. */
134
/* Try to match DRM_MODE_CONNECTOR_X as closely as possible. */
135
#define DRM_MODE_SUBCONNECTOR_Automatic 0
136
#define DRM_MODE_SUBCONNECTOR_Unknown 0
137
#define DRM_MODE_SUBCONNECTOR_DVID 3
138
#define DRM_MODE_SUBCONNECTOR_DVIA 4
139
#define DRM_MODE_SUBCONNECTOR_Composite 5
140
#define DRM_MODE_SUBCONNECTOR_SVIDEO 6
141
#define DRM_MODE_SUBCONNECTOR_Component 8
142
#define DRM_MODE_SUBCONNECTOR_SCART 9
144
#define DRM_MODE_CONNECTOR_Unknown 0
145
#define DRM_MODE_CONNECTOR_VGA 1
146
#define DRM_MODE_CONNECTOR_DVII 2
147
#define DRM_MODE_CONNECTOR_DVID 3
148
#define DRM_MODE_CONNECTOR_DVIA 4
149
#define DRM_MODE_CONNECTOR_Composite 5
150
#define DRM_MODE_CONNECTOR_SVIDEO 6
151
#define DRM_MODE_CONNECTOR_LVDS 7
152
#define DRM_MODE_CONNECTOR_Component 8
153
#define DRM_MODE_CONNECTOR_9PinDIN 9
154
#define DRM_MODE_CONNECTOR_DisplayPort 10
155
#define DRM_MODE_CONNECTOR_HDMIA 11
156
#define DRM_MODE_CONNECTOR_HDMIB 12
157
#define DRM_MODE_CONNECTOR_TV 13
159
struct drm_mode_get_connector {
164
__u64 prop_values_ptr;
168
__u32 count_encoders;
170
__u32 encoder_id; /**< Current Encoder */
171
__u32 connector_id; /**< Id */
172
__u32 connector_type;
173
__u32 connector_type_id;
176
__u32 mm_width, mm_height; /**< HxW in millimeters */
180
#define DRM_MODE_PROP_PENDING (1<<0)
181
#define DRM_MODE_PROP_RANGE (1<<1)
182
#define DRM_MODE_PROP_IMMUTABLE (1<<2)
183
#define DRM_MODE_PROP_ENUM (1<<3) /* enumerated type with text strings */
184
#define DRM_MODE_PROP_BLOB (1<<4)
186
struct drm_mode_property_enum {
188
char name[DRM_PROP_NAME_LEN];
191
struct drm_mode_get_property {
192
__u64 values_ptr; /* values and blob lengths */
193
__u64 enum_blob_ptr; /* enum and blob id ptrs */
197
char name[DRM_PROP_NAME_LEN];
200
__u32 count_enum_blobs;
203
struct drm_mode_connector_set_property {
209
struct drm_mode_get_blob {
215
struct drm_mode_fb_cmd {
221
/* driver specific handle */
225
#define DRM_MODE_FB_DIRTY_ANNOTATE_COPY 0x01
226
#define DRM_MODE_FB_DIRTY_ANNOTATE_FILL 0x02
227
#define DRM_MODE_FB_DIRTY_FLAGS 0x03
230
* Mark a region of a framebuffer as dirty.
232
* Some hardware does not automatically update display contents
233
* as a hardware or software draw to a framebuffer. This ioctl
234
* allows userspace to tell the kernel and the hardware what
235
* regions of the framebuffer have changed.
237
* The kernel or hardware is free to update more then just the
238
* region specified by the clip rects. The kernel or hardware
239
* may also delay and/or coalesce several calls to dirty into a
242
* Userspace may annotate the updates, the annotates are a
243
* promise made by the caller that the change is either a copy
244
* of pixels or a fill of a single color in the region specified.
246
* If the DRM_MODE_FB_DIRTY_ANNOTATE_COPY flag is given then
247
* the number of updated regions are half of num_clips given,
248
* where the clip rects are paired in src and dst. The width and
249
* height of each one of the pairs must match.
251
* If the DRM_MODE_FB_DIRTY_ANNOTATE_FILL flag is given the caller
252
* promises that the region specified of the clip rects is filled
253
* completely with a single color as given in the color argument.
256
struct drm_mode_fb_dirty_cmd {
264
struct drm_mode_mode_cmd {
266
struct drm_mode_modeinfo mode;
269
#define DRM_MODE_CURSOR_BO (1<<0)
270
#define DRM_MODE_CURSOR_MOVE (1<<1)
273
* depending on the value in flags diffrent members are used.
279
* handle - if 0 turns the cursor of
286
struct drm_mode_cursor {
293
/* driver specific handle */
297
struct drm_mode_crtc_lut {
301
/* pointers to arrays */
307
#define DRM_MODE_PAGE_FLIP_EVENT 0x01
308
#define DRM_MODE_PAGE_FLIP_FLAGS DRM_MODE_PAGE_FLIP_EVENT
310
struct drm_mode_crtc_page_flip {