1
/*******************************************************************************
3
Intel 10 Gigabit PCI Express Linux driver
4
Copyright(c) 1999 - 2012 Intel Corporation.
6
This program is free software; you can redistribute it and/or modify it
7
under the terms and conditions of the GNU General Public License,
8
version 2, as published by the Free Software Foundation.
10
This program is distributed in the hope it will be useful, but WITHOUT
11
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15
You should have received a copy of the GNU General Public License along with
16
this program; if not, write to the Free Software Foundation, Inc.,
17
51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
19
The full GNU General Public License is included in this distribution in
20
the file called "COPYING".
23
e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24
Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
26
*******************************************************************************/
28
#ifndef _IXGBE_DCB_82599_H_
29
#define _IXGBE_DCB_82599_H_
31
/* DCB register definitions */
32
#define IXGBE_RTTDCS_TDPAC 0x00000001 /* 0 Round Robin,
33
* 1 WSP - Weighted Strict Priority
35
#define IXGBE_RTTDCS_VMPAC 0x00000002 /* 0 Round Robin,
36
* 1 WRR - Weighted Round Robin
38
#define IXGBE_RTTDCS_TDRM 0x00000010 /* Transmit Recycle Mode */
39
#define IXGBE_RTTDCS_BDPM 0x00400000 /* Bypass Data Pipe - must clear! */
40
#define IXGBE_RTTDCS_BPBFSM 0x00800000 /* Bypass PB Free Space - must
43
#define IXGBE_RTTDCS_SPEED_CHG 0x80000000 /* Link speed change */
45
/* Receive UP2TC mapping */
46
#define IXGBE_RTRUP2TC_UP_SHIFT 3
47
/* Transmit UP2TC mapping */
48
#define IXGBE_RTTUP2TC_UP_SHIFT 3
50
#define IXGBE_RTRPT4C_MCL_SHIFT 12 /* Offset to Max Credit Limit setting */
51
#define IXGBE_RTRPT4C_BWG_SHIFT 9 /* Offset to BWG index */
52
#define IXGBE_RTRPT4C_GSP 0x40000000 /* GSP enable bit */
53
#define IXGBE_RTRPT4C_LSP 0x80000000 /* LSP enable bit */
55
#define IXGBE_RDRXCTL_MPBEN 0x00000010 /* DMA config for multiple packet
58
#define IXGBE_RDRXCTL_MCEN 0x00000040 /* DMA config for multiple cores
62
/* RTRPCS Bit Masks */
63
#define IXGBE_RTRPCS_RRM 0x00000002 /* Receive Recycle Mode enable */
64
/* Receive Arbitration Control: 0 Round Robin, 1 DFP */
65
#define IXGBE_RTRPCS_RAC 0x00000004
66
#define IXGBE_RTRPCS_ARBDIS 0x00000040 /* Arbitration disable bit */
68
/* RTTDT2C Bit Masks */
69
#define IXGBE_RTTDT2C_MCL_SHIFT 12
70
#define IXGBE_RTTDT2C_BWG_SHIFT 9
71
#define IXGBE_RTTDT2C_GSP 0x40000000
72
#define IXGBE_RTTDT2C_LSP 0x80000000
74
#define IXGBE_RTTPT2C_MCL_SHIFT 12
75
#define IXGBE_RTTPT2C_BWG_SHIFT 9
76
#define IXGBE_RTTPT2C_GSP 0x40000000
77
#define IXGBE_RTTPT2C_LSP 0x80000000
79
/* RTTPCS Bit Masks */
80
#define IXGBE_RTTPCS_TPPAC 0x00000020 /* 0 Round Robin,
81
* 1 SP - Strict Priority
83
#define IXGBE_RTTPCS_ARBDIS 0x00000040 /* Arbiter disable */
84
#define IXGBE_RTTPCS_TPRM 0x00000100 /* Transmit Recycle Mode enable */
85
#define IXGBE_RTTPCS_ARBD_SHIFT 22
86
#define IXGBE_RTTPCS_ARBD_DCB 0x4 /* Arbitration delay in DCB mode */
88
#define IXGBE_TXPBTHRESH_DCB 0xA /* THRESH value for DCB mode */
91
#define IXGBE_SECTX_DCB 0x00001F00 /* DCB TX Buffer SEC IFG */
97
s32 ixgbe_dcb_config_pfc_82599(struct ixgbe_hw *, u8, u8 *);
100
s32 ixgbe_dcb_config_tc_stats_82599(struct ixgbe_hw *,
101
struct ixgbe_dcb_config *);
102
s32 ixgbe_dcb_get_tc_stats_82599(struct ixgbe_hw *,
103
struct ixgbe_hw_stats *, u8);
104
s32 ixgbe_dcb_get_pfc_stats_82599(struct ixgbe_hw *,
105
struct ixgbe_hw_stats *, u8);
107
/* DCB config arbiters */
108
s32 ixgbe_dcb_config_tx_desc_arbiter_82599(struct ixgbe_hw *, u16 *, u16 *,
110
s32 ixgbe_dcb_config_tx_data_arbiter_82599(struct ixgbe_hw *, u16 *, u16 *,
112
s32 ixgbe_dcb_config_rx_arbiter_82599(struct ixgbe_hw *, u16 *, u16 *, u8 *,
115
/* DCB initialization */
116
/* TODO - expose Linux's config packet buffers functions at API level */
117
s32 ixgbe_dcb_config_packet_buffers_82599(struct ixgbe_hw *,
118
struct ixgbe_dcb_config *);
119
s32 ixgbe_dcb_config_82599(struct ixgbe_hw *,
120
struct ixgbe_dcb_config *);
122
s32 ixgbe_dcb_hw_config_82599(struct ixgbe_hw *, int, u8, u16 *, u16 *, u8 *,
124
#endif /* _IXGBE_DCB_82959_H_ */
added
removed
updates/net/ixgbe/src/ixgbe_dcb_82599.h
