410
417
#define E1000_ICR_RXSEQ 0x00000008 /* Rx sequence error */
411
418
#define E1000_ICR_RXDMT0 0x00000010 /* Rx desc min. threshold (0) */
412
419
#define E1000_ICR_RXT0 0x00000080 /* Rx timer intr (ring 0) */
413
421
#define E1000_ICR_INT_ASSERTED 0x80000000 /* If this bit asserted, the driver should claim the interrupt */
414
422
#define E1000_ICR_RXQ0 0x00100000 /* Rx Queue 0 Interrupt */
415
423
#define E1000_ICR_RXQ1 0x00200000 /* Rx Queue 1 Interrupt */