~ubuntu-branches/ubuntu/wily/verilator/wily-proposed

« back to all changes in this revision

Viewing changes to test_regress/t/t_slice_struct_array_modport.v

  • Committer: Package Import Robot
  • Author(s): أحمد المحمودي (Ahmed El-Mahmoudy)
  • Date: 2015-04-26 16:20:52 UTC
  • mfrom: (4.1.5 experimental)
  • Revision ID: package-import@ubuntu.com-20150426162052-69yjwh512m0adl2k
Tags: 3.872-2
* Upload to unstable.
* debian/patches/*: Added DEP-3 patch headers.
* Remove debian/gbp.conf, not needed in master branch.

Show diffs side-by-side

added added

removed removed

Lines of Context:
 
1
// DESCRIPTION: Verilator: Verilog Test module
 
2
//
 
3
// This file ONLY is placed into the Public Domain, for any use,
 
4
// without warranty, 2015 by Varun Koyyalagunta.
 
5
 
 
6
typedef struct packed {
 
7
  logic  p;
 
8
} s_data;
 
9
 
 
10
module m1 (output s_data data[1:0]);
 
11
  assign data[0].p = 0;
 
12
  assign data[1].p = 0;
 
13
endmodule
 
14
 
 
15
module top (output s_data data[2:0]);
 
16
  m1 m1_inst (.data(data[1:0]));
 
17
endmodule