← Back to branch summary

~ubuntu-branches/ubuntu/saucy/deal.ii/saucy

« back to all changes in this revision

Viewing changes to contrib/tbb/tbb30_104oss/doc/html/a00283.html

  • Committer: Package Import Robot
  • Author(s): "Adam C. Powell, IV", Adam C. Powell, IV, Christophe Trophime
  • Date: 2012-02-21 06:57:30 UTC
  • mfrom: (3.1.7 sid)
  • Revision ID: package-import@ubuntu.com-20120221065730-r2iz70lg557wcd2e
Tags: 7.1.0-1
http://bugs.debian.org/652057
http://bugs.debian.org/652058
http://bugs.debian.org/637655
http://bugs.debian.org/659245
[ Adam C. Powell, IV ]
* New upstream (closes: #652057).
* Updated to use PETSc and SLEPc 3.2, and forward-ported all patches.
* Removed NetCDF Build-Depends because it uses serial HDF5.
* Made Sacado cmath patch work with new configure.
* Moved -dev package symlink lines in rules to arch all section.

[ Christophe Trophime ]
* debian/rules:
   - add dh_strip --dbg-package to generate dbg package (closes: #652058)
   - add .install files to simplify rules
* Add support for mumps, arpack (closes: #637655)
* Add patch for slepc 3.2 (closes: #659245)

Show diffs side-by-side

added added

removed removed

Lines of Context:
contrib/tbb/tbb30_104oss/doc/html/a00283.html
 
1
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
 
2
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
 
3
<title>Synchronization</title>
 
4
<link href="doxygen.css" rel="stylesheet" type="text/css">
 
5
<link href="tabs.css" rel="stylesheet" type="text/css">
 
6
</head><body>
 
7
<!-- Generated by Doxygen 1.4.7 -->
 
8
<div class="tabs">
 
9
  <ul>
 
10
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
 
11
    <li><a href="modules.html"><span>Modules</span></a></li>
 
12
    <li><a href="namespaces.html"><span>Namespaces</span></a></li>
 
13
    <li><a href="annotated.html"><span>Classes</span></a></li>
 
14
    <li><a href="files.html"><span>Files</span></a></li>
 
15
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
 
16
  </ul></div>
 
17
<h1>Synchronization</h1><table border="0" cellpadding="0" cellspacing="0">
 
18
<tr><td></td></tr>
 
19
<tr><td colspan="2"><br><h2>Classes</h2></td></tr>
 
20
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00147.html">tbb::atomic&lt; T &gt;</a></td></tr>
 
21
 
 
22
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Primary template for atomic.  <a href="a00147.html#_details">More...</a><br></td></tr>
 
23
<tr><td class="memItemLeft" nowrap align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00177.html">tbb::mutex</a></td></tr>
 
24
 
 
25
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wrapper around the platform's native reader-writer lock.  <a href="a00177.html#_details">More...</a><br></td></tr>
 
26
<tr><td class="memItemLeft" nowrap align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html">tbb::null_mutex</a></td></tr>
 
27
 
 
28
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A mutex which does nothing.  <a href="a00179.html#_details">More...</a><br></td></tr>
 
29
<tr><td class="memItemLeft" nowrap align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00181.html">tbb::null_rw_mutex</a></td></tr>
 
30
 
 
31
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A rw mutex which does nothing.  <a href="a00181.html#_details">More...</a><br></td></tr>
 
32
<tr><td class="memItemLeft" nowrap align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00187.html">tbb::queuing_mutex</a></td></tr>
 
33
 
 
34
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Queuing lock with local-only spinning.  <a href="a00187.html#_details">More...</a><br></td></tr>
 
35
<tr><td class="memItemLeft" nowrap align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00189.html">tbb::queuing_rw_mutex</a></td></tr>
 
36
 
 
37
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reader-writer lock with local-only spinning.  <a href="a00189.html#_details">More...</a><br></td></tr>
 
38
<tr><td class="memItemLeft" nowrap align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00191.html">tbb::interface5::reader_writer_lock</a></td></tr>
 
39
 
 
40
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Writer-preference reader-writer lock with local-only spinning on readers.  <a href="a00191.html#_details">More...</a><br></td></tr>
 
41
<tr><td class="memItemLeft" nowrap align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00194.html">tbb::recursive_mutex</a></td></tr>
 
42
 
 
43
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mutex that allows recursive mutex acquisition.  <a href="a00194.html#_details">More...</a><br></td></tr>
 
44
<tr><td class="memItemLeft" nowrap align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00199.html">tbb::spin_mutex</a></td></tr>
 
45
 
 
46
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A lock that occupies a single byte.  <a href="a00199.html#_details">More...</a><br></td></tr>
 
47
<tr><td class="memItemLeft" nowrap align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00201.html">tbb::spin_rw_mutex_v3</a></td></tr>
 
48
 
 
49
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast, unfair, spinning reader-writer lock with backoff and writer-preference.  <a href="a00201.html#_details">More...</a><br></td></tr>
 
50
</table>
 
51
<hr>
 
52
<p></p>
 
53
Copyright &copy; 2005-2010 Intel Corporation.  All Rights Reserved.
 
54
<p></p>
 
55
Intel, Pentium, Intel Xeon, Itanium, Intel XScale and VTune are
 
56
registered trademarks or trademarks of Intel Corporation or its
 
57
subsidiaries in the United States and other countries.
 
58
<p></p>
 
59
* Other names and brands may be claimed as the property of others.