2
* QEMU/MIPS pseudo-board
4
* emulates a simple machine with ISA-like bus.
5
* ISA IO space mapped to the 0x14000000 (PHYS) and
6
* ISA memory at the 0x10000000 (PHYS, 16Mb in size).
7
* All peripherial devices are attached to this "bus" with
8
* the standard PC ISA addresses.
12
#include "mips_cpudevs.h"
17
#include "sysemu/sysemu.h"
21
#include "mips-bios.h"
25
#include "mc146818rtc.h"
27
#include "sysemu/blockdev.h"
28
#include "exec/address-spaces.h"
32
static const int ide_iobase[2] = { 0x1f0, 0x170 };
33
static const int ide_iobase2[2] = { 0x3f6, 0x376 };
34
static const int ide_irq[2] = { 14, 15 };
36
static ISADevice *pit; /* PIT i8254 */
38
/* i8254 PIT is attached to the IRQ0 at PIC i8259 */
40
static struct _loaderparams {
42
const char *kernel_filename;
43
const char *kernel_cmdline;
44
const char *initrd_filename;
47
static void mips_qemu_write (void *opaque, hwaddr addr,
48
uint64_t val, unsigned size)
50
if ((addr & 0xffff) == 0 && val == 42)
51
qemu_system_reset_request ();
52
else if ((addr & 0xffff) == 4 && val == 42)
53
qemu_system_shutdown_request ();
56
static uint64_t mips_qemu_read (void *opaque, hwaddr addr,
62
static const MemoryRegionOps mips_qemu_ops = {
63
.read = mips_qemu_read,
64
.write = mips_qemu_write,
65
.endianness = DEVICE_NATIVE_ENDIAN,
68
typedef struct ResetData {
73
static int64_t load_kernel(void)
75
int64_t entry, kernel_high;
76
long kernel_size, initrd_size, params_size;
77
ram_addr_t initrd_offset;
81
#ifdef TARGET_WORDS_BIGENDIAN
86
kernel_size = load_elf(loaderparams.kernel_filename, cpu_mips_kseg0_to_phys,
87
NULL, (uint64_t *)&entry, NULL,
88
(uint64_t *)&kernel_high, big_endian,
90
if (kernel_size >= 0) {
91
if ((entry & ~0x7fffffffULL) == 0x80000000)
92
entry = (int32_t)entry;
94
fprintf(stderr, "qemu: could not load kernel '%s'\n",
95
loaderparams.kernel_filename);
102
if (loaderparams.initrd_filename) {
103
initrd_size = get_image_size (loaderparams.initrd_filename);
104
if (initrd_size > 0) {
105
initrd_offset = (kernel_high + ~TARGET_PAGE_MASK) & TARGET_PAGE_MASK;
106
if (initrd_offset + initrd_size > ram_size) {
108
"qemu: memory too small for initial ram disk '%s'\n",
109
loaderparams.initrd_filename);
112
initrd_size = load_image_targphys(loaderparams.initrd_filename,
114
ram_size - initrd_offset);
116
if (initrd_size == (target_ulong) -1) {
117
fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
118
loaderparams.initrd_filename);
123
/* Store command line. */
125
params_buf = g_malloc(params_size);
127
params_buf[0] = tswap32(ram_size);
128
params_buf[1] = tswap32(0x12345678);
130
if (initrd_size > 0) {
131
snprintf((char *)params_buf + 8, 256, "rd_start=0x%" PRIx64 " rd_size=%li %s",
132
cpu_mips_phys_to_kseg0(NULL, initrd_offset),
133
initrd_size, loaderparams.kernel_cmdline);
135
snprintf((char *)params_buf + 8, 256, "%s", loaderparams.kernel_cmdline);
138
rom_add_blob_fixed("params", params_buf, params_size,
144
static void main_cpu_reset(void *opaque)
146
ResetData *s = (ResetData *)opaque;
147
CPUMIPSState *env = &s->cpu->env;
149
cpu_reset(CPU(s->cpu));
150
env->active_tc.PC = s->vector;
153
static const int sector_len = 32 * 1024;
155
void mips_r4k_init(QEMUMachineInitArgs *args)
157
ram_addr_t ram_size = args->ram_size;
158
const char *cpu_model = args->cpu_model;
159
const char *kernel_filename = args->kernel_filename;
160
const char *kernel_cmdline = args->kernel_cmdline;
161
const char *initrd_filename = args->initrd_filename;
163
MemoryRegion *address_space_mem = get_system_memory();
164
MemoryRegion *ram = g_new(MemoryRegion, 1);
166
MemoryRegion *iomem = g_new(MemoryRegion, 1);
170
ResetData *reset_info;
174
DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS];
179
if (cpu_model == NULL) {
186
cpu = cpu_mips_init(cpu_model);
188
fprintf(stderr, "Unable to find CPU definition\n");
193
reset_info = g_malloc0(sizeof(ResetData));
194
reset_info->cpu = cpu;
195
reset_info->vector = env->active_tc.PC;
196
qemu_register_reset(main_cpu_reset, reset_info);
199
if (ram_size > (256 << 20)) {
201
"qemu: Too much memory for this machine: %d MB, maximum 256 MB\n",
202
((unsigned int)ram_size / (1 << 20)));
205
memory_region_init_ram(ram, "mips_r4k.ram", ram_size);
206
vmstate_register_ram_global(ram);
208
memory_region_add_subregion(address_space_mem, 0, ram);
210
memory_region_init_io(iomem, &mips_qemu_ops, NULL, "mips-qemu", 0x10000);
211
memory_region_add_subregion(address_space_mem, 0x1fbf0000, iomem);
213
/* Try to load a BIOS image. If this fails, we continue regardless,
214
but initialize the hardware ourselves. When a kernel gets
215
preloaded we also initialize the hardware, since the BIOS wasn't
217
if (bios_name == NULL)
218
bios_name = BIOS_FILENAME;
219
filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
221
bios_size = get_image_size(filename);
225
#ifdef TARGET_WORDS_BIGENDIAN
230
if ((bios_size > 0) && (bios_size <= BIOS_SIZE)) {
231
bios = g_new(MemoryRegion, 1);
232
memory_region_init_ram(bios, "mips_r4k.bios", BIOS_SIZE);
233
vmstate_register_ram_global(bios);
234
memory_region_set_readonly(bios, true);
235
memory_region_add_subregion(get_system_memory(), 0x1fc00000, bios);
237
load_image_targphys(filename, 0x1fc00000, BIOS_SIZE);
238
} else if ((dinfo = drive_get(IF_PFLASH, 0, 0)) != NULL) {
239
uint32_t mips_rom = 0x00400000;
240
if (!pflash_cfi01_register(0x1fc00000, NULL, "mips_r4k.bios", mips_rom,
241
dinfo->bdrv, sector_len,
242
mips_rom / sector_len,
243
4, 0, 0, 0, 0, be)) {
244
fprintf(stderr, "qemu: Error registering flash memory.\n");
249
fprintf(stderr, "qemu: Warning, could not load MIPS bios '%s'\n",
256
if (kernel_filename) {
257
loaderparams.ram_size = ram_size;
258
loaderparams.kernel_filename = kernel_filename;
259
loaderparams.kernel_cmdline = kernel_cmdline;
260
loaderparams.initrd_filename = initrd_filename;
261
reset_info->vector = load_kernel();
264
/* Init CPU internal devices */
265
cpu_mips_irq_init_cpu(env);
266
cpu_mips_clock_init(env);
268
/* The PIC is attached to the MIPS CPU INT0 pin */
269
isa_bus = isa_bus_new(NULL, get_system_io());
270
i8259 = i8259_init(isa_bus, env->irq[2]);
271
isa_bus_irqs(isa_bus, i8259);
273
rtc_init(isa_bus, 2000, NULL);
275
/* Register 64 KB of ISA IO space at 0x14000000 */
276
isa_mmio_init(0x14000000, 0x00010000);
277
isa_mem_base = 0x10000000;
279
pit = pit_init(isa_bus, 0x40, 0, NULL);
281
for(i = 0; i < MAX_SERIAL_PORTS; i++) {
283
serial_isa_init(isa_bus, i, serial_hds[i]);
287
isa_vga_init(isa_bus);
289
if (nd_table[0].used)
290
isa_ne2000_init(isa_bus, 0x300, 9, &nd_table[0]);
292
ide_drive_get(hd, MAX_IDE_BUS);
293
for(i = 0; i < MAX_IDE_BUS; i++)
294
isa_ide_init(isa_bus, ide_iobase[i], ide_iobase2[i], ide_irq[i],
295
hd[MAX_IDE_DEVS * i],
296
hd[MAX_IDE_DEVS * i + 1]);
298
isa_create_simple(isa_bus, "i8042");
301
static QEMUMachine mips_machine = {
303
.desc = "mips r4k platform",
304
.init = mips_r4k_init,
305
DEFAULT_MACHINE_OPTIONS,
308
static void mips_machine_init(void)
310
qemu_register_machine(&mips_machine);
313
machine_init(mips_machine_init);