2
* Copyright 2011-2012 Calxeda, Inc.
4
* This program is free software; you can redistribute it and/or modify it
5
* under the terms and conditions of the GNU General Public License,
6
* version 2, as published by the Free Software Foundation.
8
* This program is distributed in the hope it will be useful, but WITHOUT
9
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13
* You should have received a copy of the GNU General Public License along with
14
* this program. If not, see <http://www.gnu.org/licenses/>.
16
#include <linux/types.h>
17
#include <linux/kernel.h>
18
#include <linux/ctype.h>
19
#include <linux/edac.h>
20
#include <linux/interrupt.h>
21
#include <linux/platform_device.h>
22
#include <linux/of_platform.h>
23
#include <linux/uaccess.h>
25
#include "edac_core.h"
26
#include "edac_module.h"
28
/* DDR Ctrlr Error Registers */
29
#define HB_DDR_ECC_OPT 0x128
30
#define HB_DDR_ECC_U_ERR_ADDR 0x130
31
#define HB_DDR_ECC_U_ERR_STAT 0x134
32
#define HB_DDR_ECC_U_ERR_DATAL 0x138
33
#define HB_DDR_ECC_U_ERR_DATAH 0x13c
34
#define HB_DDR_ECC_C_ERR_ADDR 0x140
35
#define HB_DDR_ECC_C_ERR_STAT 0x144
36
#define HB_DDR_ECC_C_ERR_DATAL 0x148
37
#define HB_DDR_ECC_C_ERR_DATAH 0x14c
38
#define HB_DDR_ECC_INT_STATUS 0x180
39
#define HB_DDR_ECC_INT_ACK 0x184
40
#define HB_DDR_ECC_U_ERR_ID 0x424
41
#define HB_DDR_ECC_C_ERR_ID 0x428
43
#define HB_DDR_ECC_INT_STAT_CE 0x8
44
#define HB_DDR_ECC_INT_STAT_DOUBLE_CE 0x10
45
#define HB_DDR_ECC_INT_STAT_UE 0x20
46
#define HB_DDR_ECC_INT_STAT_DOUBLE_UE 0x40
48
#define HB_DDR_ECC_OPT_MODE_MASK 0x3
49
#define HB_DDR_ECC_OPT_FWC 0x100
50
#define HB_DDR_ECC_OPT_XOR_SHIFT 16
52
struct hb_mc_drvdata {
53
void __iomem *mc_vbase;
56
static irqreturn_t highbank_mc_err_handler(int irq, void *dev_id)
58
struct mem_ctl_info *mci = dev_id;
59
struct hb_mc_drvdata *drvdata = mci->pvt_info;
62
/* Read the interrupt status register */
63
status = readl(drvdata->mc_vbase + HB_DDR_ECC_INT_STATUS);
65
if (status & HB_DDR_ECC_INT_STAT_UE) {
66
err_addr = readl(drvdata->mc_vbase + HB_DDR_ECC_U_ERR_ADDR);
67
edac_mc_handle_error(HW_EVENT_ERR_UNCORRECTED, mci, 1,
68
err_addr >> PAGE_SHIFT,
69
err_addr & ~PAGE_MASK, 0,
73
if (status & HB_DDR_ECC_INT_STAT_CE) {
74
u32 syndrome = readl(drvdata->mc_vbase + HB_DDR_ECC_C_ERR_STAT);
75
syndrome = (syndrome >> 8) & 0xff;
76
err_addr = readl(drvdata->mc_vbase + HB_DDR_ECC_C_ERR_ADDR);
77
edac_mc_handle_error(HW_EVENT_ERR_CORRECTED, mci, 1,
78
err_addr >> PAGE_SHIFT,
79
err_addr & ~PAGE_MASK, syndrome,
84
/* clear the error, clears the interrupt */
85
writel(status, drvdata->mc_vbase + HB_DDR_ECC_INT_ACK);
89
#ifdef CONFIG_EDAC_DEBUG
90
static ssize_t highbank_mc_err_inject_write(struct file *file,
91
const char __user *data,
92
size_t count, loff_t *ppos)
94
struct mem_ctl_info *mci = file->private_data;
95
struct hb_mc_drvdata *pdata = mci->pvt_info;
101
buf_size = min(count, (sizeof(buf)-1));
102
if (copy_from_user(buf, data, buf_size))
106
if (!kstrtou8(buf, 16, &synd)) {
107
reg = readl(pdata->mc_vbase + HB_DDR_ECC_OPT);
108
reg &= HB_DDR_ECC_OPT_MODE_MASK;
109
reg |= (synd << HB_DDR_ECC_OPT_XOR_SHIFT) | HB_DDR_ECC_OPT_FWC;
110
writel(reg, pdata->mc_vbase + HB_DDR_ECC_OPT);
116
static const struct file_operations highbank_mc_debug_inject_fops = {
118
.write = highbank_mc_err_inject_write,
119
.llseek = generic_file_llseek,
122
static void highbank_mc_create_debugfs_nodes(struct mem_ctl_info *mci)
125
debugfs_create_file("inject_ctrl", S_IWUSR, mci->debugfs, mci,
126
&highbank_mc_debug_inject_fops);
130
static void highbank_mc_create_debugfs_nodes(struct mem_ctl_info *mci)
134
static int highbank_mc_probe(struct platform_device *pdev)
136
struct edac_mc_layer layers[2];
137
struct mem_ctl_info *mci;
138
struct hb_mc_drvdata *drvdata;
139
struct dimm_info *dimm;
145
layers[0].type = EDAC_MC_LAYER_CHIP_SELECT;
147
layers[0].is_virt_csrow = true;
148
layers[1].type = EDAC_MC_LAYER_CHANNEL;
150
layers[1].is_virt_csrow = false;
151
mci = edac_mc_alloc(0, ARRAY_SIZE(layers), layers,
152
sizeof(struct hb_mc_drvdata));
156
mci->pdev = &pdev->dev;
157
drvdata = mci->pvt_info;
158
platform_set_drvdata(pdev, mci);
160
if (!devres_open_group(&pdev->dev, NULL, GFP_KERNEL))
163
r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
165
dev_err(&pdev->dev, "Unable to get mem resource\n");
170
if (!devm_request_mem_region(&pdev->dev, r->start,
171
resource_size(r), dev_name(&pdev->dev))) {
172
dev_err(&pdev->dev, "Error while requesting mem region\n");
177
drvdata->mc_vbase = devm_ioremap(&pdev->dev,
178
r->start, resource_size(r));
179
if (!drvdata->mc_vbase) {
180
dev_err(&pdev->dev, "Unable to map regs\n");
185
control = readl(drvdata->mc_vbase + HB_DDR_ECC_OPT) & 0x3;
186
if (!control || (control == 0x2)) {
187
dev_err(&pdev->dev, "No ECC present, or ECC disabled\n");
192
irq = platform_get_irq(pdev, 0);
193
res = devm_request_irq(&pdev->dev, irq, highbank_mc_err_handler,
194
0, dev_name(&pdev->dev), mci);
196
dev_err(&pdev->dev, "Unable to request irq %d\n", irq);
200
mci->mtype_cap = MEM_FLAG_DDR3;
201
mci->edac_ctl_cap = EDAC_FLAG_NONE | EDAC_FLAG_SECDED;
202
mci->edac_cap = EDAC_FLAG_SECDED;
203
mci->mod_name = dev_name(&pdev->dev);
205
mci->ctl_name = dev_name(&pdev->dev);
206
mci->scrub_mode = SCRUB_SW_SRC;
208
/* Only a single 4GB DIMM is supported */
210
dimm->nr_pages = (~0UL >> PAGE_SHIFT) + 1;
212
dimm->dtype = DEV_X8;
213
dimm->mtype = MEM_DDR3;
214
dimm->edac_mode = EDAC_SECDED;
216
res = edac_mc_add_mc(mci);
220
highbank_mc_create_debugfs_nodes(mci);
222
devres_close_group(&pdev->dev, NULL);
225
devres_release_group(&pdev->dev, NULL);
230
static int highbank_mc_remove(struct platform_device *pdev)
232
struct mem_ctl_info *mci = platform_get_drvdata(pdev);
234
edac_mc_del_mc(&pdev->dev);
239
static const struct of_device_id hb_ddr_ctrl_of_match[] = {
240
{ .compatible = "calxeda,hb-ddr-ctrl", },
243
MODULE_DEVICE_TABLE(of, hb_ddr_ctrl_of_match);
245
static struct platform_driver highbank_mc_edac_driver = {
246
.probe = highbank_mc_probe,
247
.remove = highbank_mc_remove,
249
.name = "hb_mc_edac",
250
.of_match_table = hb_ddr_ctrl_of_match,
254
module_platform_driver(highbank_mc_edac_driver);
256
MODULE_LICENSE("GPL v2");
257
MODULE_AUTHOR("Calxeda, Inc.");
258
MODULE_DESCRIPTION("EDAC Driver for Calxeda Highbank");