166
166
/* Interrupt vectors */
168
168
/* External Interrupt 0 */
169
#define INT0_vect _VECTOR(1)
170
#define SIG_INTERRUPT0 _VECTOR(1)
169
#define INT0_vect_num 1
170
#define INT0_vect _VECTOR(1)
171
#define SIG_INTERRUPT0 _VECTOR(1)
172
173
/* External Interrupt 1 */
173
#define INT1_vect _VECTOR(2)
174
#define SIG_INTERRUPT1 _VECTOR(2)
174
#define INT1_vect_num 2
175
#define INT1_vect _VECTOR(2)
176
#define SIG_INTERRUPT1 _VECTOR(2)
176
178
/* Timer/Counter2 Compare Match */
179
#define TIMER2_COMP_vect_num 3
177
180
#define TIMER2_COMP_vect _VECTOR(3)
178
181
#define SIG_OUTPUT_COMPARE2 _VECTOR(3)
180
183
/* Timer/Counter2 Overflow */
184
#define TIMER2_OVF_vect_num 4
181
185
#define TIMER2_OVF_vect _VECTOR(4)
182
186
#define SIG_OVERFLOW2 _VECTOR(4)
184
188
/* Timer/Counter1 Capture Event */
189
#define TIMER1_CAPT_vect_num 5
185
190
#define TIMER1_CAPT_vect _VECTOR(5)
186
191
#define SIG_INPUT_CAPTURE1 _VECTOR(5)
188
193
/* Timer/Counter1 Compare Match A */
194
#define TIMER1_COMPA_vect_num 6
189
195
#define TIMER1_COMPA_vect _VECTOR(6)
190
#define SIG_OUTPUT_COMPARE1A _VECTOR(6)
196
#define SIG_OUTPUT_COMPARE1A _VECTOR(6)
192
198
/* Timer/Counter1 Compare Match B */
199
#define TIMER1_COMPB_vect_num 7
193
200
#define TIMER1_COMPB_vect _VECTOR(7)
194
#define SIG_OUTPUT_COMPARE1B _VECTOR(7)
201
#define SIG_OUTPUT_COMPARE1B _VECTOR(7)
196
203
/* Timer/Counter1 Overflow */
204
#define TIMER1_OVF_vect_num 8
197
205
#define TIMER1_OVF_vect _VECTOR(8)
198
206
#define SIG_OVERFLOW1 _VECTOR(8)
200
208
/* Timer/Counter0 Overflow */
209
#define TIMER0_OVF_vect_num 9
201
210
#define TIMER0_OVF_vect _VECTOR(9)
202
211
#define SIG_OVERFLOW0 _VECTOR(9)
204
213
/* SPI Serial Transfer Complete */
214
#define SPI_STC_vect_num 10
205
215
#define SPI_STC_vect _VECTOR(10)
206
#define SIG_SPI _VECTOR(10)
216
#define SIG_SPI _VECTOR(10)
208
218
/* UART, RX Complete */
219
#define UART_RX_vect_num 11
209
220
#define UART_RX_vect _VECTOR(11)
210
221
#define SIG_UART_RECV _VECTOR(11)
212
223
/* UART Data Register Empty */
224
#define UART_UDRE_vect_num 12
213
225
#define UART_UDRE_vect _VECTOR(12)
214
226
#define SIG_UART_DATA _VECTOR(12)
216
228
/* UART, TX Complete */
229
#define UART_TX_vect_num 13
217
230
#define UART_TX_vect _VECTOR(13)
218
231
#define SIG_UART_TRANS _VECTOR(13)
220
233
/* ADC Conversion Complete */
221
#define ADC_vect _VECTOR(14)
222
#define SIG_ADC _VECTOR(14)
234
#define ADC_vect_num 14
235
#define ADC_vect _VECTOR(14)
236
#define SIG_ADC _VECTOR(14)
224
238
/* EEPROM Ready */
225
#define EE_RDY_vect _VECTOR(15)
239
#define EE_RDY_vect_num 15
240
#define EE_RDY_vect _VECTOR(15)
226
241
#define SIG_EEPROM_READY _VECTOR(15)
228
243
/* Analog Comparator */
244
#define ANA_COMP_vect_num 16
229
245
#define ANA_COMP_vect _VECTOR(16)
230
246
#define SIG_COMPARATOR _VECTOR(16)
232
248
/* 2-Wire Serial Interface */
233
#define TWI_vect _VECTOR(17)
249
#define TWI_vect_num 17
250
#define TWI_vect _VECTOR(17)
234
251
#define SIG_2WIRE_SERIAL _VECTOR(17)
236
253
#define _VECTORS_SIZE 72
636
653
#define SIGNATURE_2 0x02
656
/* Deprecated items */
657
#if !defined(__AVR_LIBC_DEPRECATED_ENABLE__)
659
#pragma GCC system_header
661
#pragma GCC poison SIG_INTERRUPT0
662
#pragma GCC poison SIG_INTERRUPT1
663
#pragma GCC poison SIG_OUTPUT_COMPARE2
664
#pragma GCC poison SIG_OVERFLOW2
665
#pragma GCC poison SIG_INPUT_CAPTURE1
666
#pragma GCC poison SIG_OUTPUT_COMPARE1A
667
#pragma GCC poison SIG_OUTPUT_COMPARE1B
668
#pragma GCC poison SIG_OVERFLOW1
669
#pragma GCC poison SIG_OVERFLOW0
670
#pragma GCC poison SIG_SPI
671
#pragma GCC poison SIG_UART_RECV
672
#pragma GCC poison SIG_UART_DATA
673
#pragma GCC poison SIG_UART_TRANS
674
#pragma GCC poison SIG_ADC
675
#pragma GCC poison SIG_EEPROM_READY
676
#pragma GCC poison SIG_COMPARATOR
677
#pragma GCC poison SIG_2WIRE_SERIAL
679
#endif /* !defined(__AVR_LIBC_DEPRECATED_ENABLE__) */
639
684
#endif /* _AVR_IOM163_H_ */