384
384
/* Interrupt vectors */
385
385
/* Interrupt vector 0 is the reset vector. */
386
386
/* External Interrupt Request 0 */
387
#define INT0_vect _VECTOR(1)
387
#define INT0_vect_num 1
388
#define INT0_vect _VECTOR(1)
389
#define EXT_INT0_vect_num 1
388
390
#define EXT_INT0_vect _VECTOR(1)
389
391
#define SIG_INTERRUPT0 _VECTOR(1)
391
393
/* Pin Change Interrupt Request 0 */
392
#define PCINT0_vect _VECTOR(2)
394
#define PCINT0_vect_num 2
395
#define PCINT0_vect _VECTOR(2)
393
396
#define SIG_PIN_CHANGE0 _VECTOR(2)
395
398
/* Pin Change Interrupt Request 1 */
396
#define PCINT1_vect _VECTOR(3)
399
#define PCINT1_vect_num 3
400
#define PCINT1_vect _VECTOR(3)
397
401
#define SIG_PIN_CHANGE1 _VECTOR(3)
399
403
/* Watchdog Time-out */
400
#define WDT_vect _VECTOR(4)
404
#define WDT_vect_num 4
405
#define WDT_vect _VECTOR(4)
406
#define WATCHDOG_vect_num 4
401
407
#define WATCHDOG_vect _VECTOR(4)
402
#define SIG_WATCHDOG_TIMEOUT _VECTOR(4)
408
#define SIG_WATCHDOG_TIMEOUT _VECTOR(4)
404
410
/* Timer/Counter1 Capture Event */
411
#define TIMER1_CAPT_vect_num 5
405
412
#define TIMER1_CAPT_vect _VECTOR(5)
413
#define TIM1_CAPT_vect_num 5
406
414
#define TIM1_CAPT_vect _VECTOR(5)
407
415
#define SIG_INPUT_CAPTURE1 _VECTOR(5)
409
417
/* Timer/Counter1 Compare Match A */
418
#define TIM1_COMPA_vect_num 6
410
419
#define TIM1_COMPA_vect _VECTOR(6)
411
#define SIG_OUTPUT_COMPARE1A _VECTOR(6)
420
#define SIG_OUTPUT_COMPARE1A _VECTOR(6)
413
422
/* Timer/Counter1 Compare Match B */
423
#define TIM1_COMPB_vect_num 7
414
424
#define TIM1_COMPB_vect _VECTOR(7)
415
#define SIG_OUTPUT_COMPARE1B _VECTOR(7)
425
#define SIG_OUTPUT_COMPARE1B _VECTOR(7)
417
427
/* Timer/Counter1 Overflow */
428
#define TIM1_OVF_vect_num 8
418
429
#define TIM1_OVF_vect _VECTOR(8)
419
430
#define SIG_OVERFLOW1 _VECTOR(8)
421
432
/* Timer/Counter0 Compare Match A */
433
#define TIM0_COMPA_vect_num 9
422
434
#define TIM0_COMPA_vect _VECTOR(9)
423
#define SIG_OUTPUT_COMPARE0A _VECTOR(9)
435
#define SIG_OUTPUT_COMPARE0A _VECTOR(9)
425
437
/* Timer/Counter0 Compare Match B */
438
#define TIM0_COMPB_vect_num 10
426
439
#define TIM0_COMPB_vect _VECTOR(10)
427
#define SIG_OUTPUT_COMPARE0B _VECTOR(10)
440
#define SIG_OUTPUT_COMPARE0B _VECTOR(10)
429
442
/* Timer/Counter0 Overflow */
443
#define TIM0_OVF_vect_num 11
430
444
#define TIM0_OVF_vect _VECTOR(11)
431
445
#define SIG_OVERFLOW0 _VECTOR(11)
433
447
/* Analog Comparator */
448
#define ANA_COMP_vect_num 12
434
449
#define ANA_COMP_vect _VECTOR(12)
435
450
#define SIG_COMPARATOR _VECTOR(12)
437
452
/* ADC Conversion Complete */
438
#define ADC_vect _VECTOR(13)
439
#define SIG_ADC _VECTOR(13)
453
#define ADC_vect_num 13
454
#define ADC_vect _VECTOR(13)
455
#define SIG_ADC _VECTOR(13)
441
457
/* EEPROM Ready */
442
#define EE_RDY_vect _VECTOR(14)
458
#define EE_RDY_vect_num 14
459
#define EE_RDY_vect _VECTOR(14)
443
460
#define SIG_EEPROM_READY _VECTOR(14)
463
#define USI_START_vect_num 15
446
464
#define USI_START_vect _VECTOR(15)
465
#define USI_STR_vect_num 15
447
466
#define USI_STR_vect _VECTOR(15)
448
467
#define SIG_USI_START _VECTOR(15)
450
469
/* USI Overflow */
470
#define USI_OVF_vect_num 16
451
471
#define USI_OVF_vect _VECTOR(16)
452
472
#define SIG_USI_OVERFLOW _VECTOR(16)