~ubuntu-branches/debian/jessie/gdb/jessie

« back to all changes in this revision

Viewing changes to include/opcode/arm.h

  • Committer: Bazaar Package Importer
  • Author(s): Daniel Jacobowitz
  • Date: 2010-03-20 01:21:29 UTC
  • mfrom: (1.3.4 upstream)
  • Revision ID: james.westby@ubuntu.com-20100320012129-t7h25y8zgr8c2369
Tags: 7.1-1
* New upstream release, including:
  - PIE support (Closes: #346409).
  - C++ improvements, including static_cast<> et al, namespace imports,
    and bug fixes in printing virtual base classes.
  - Multi-program debugging.  One GDB can now debug multiple programs
    at the same time.
  - Python scripting improvements, including gdb.parse_and_eval.
  - Updated MIPS Linux signal frame layout (Closes: #570875).
  - No internal error stepping over _dl_debug_state (Closes: #569551).
* Update to Standards-Version: 3.8.4 (no changes required).
* Include more relevant (and smaller) docs in the gdbserver package
  (Closes: #571132).
* Do not duplicate documentation in gdb64, gdb-source, and libgdb-dev.
* Fix crash when switching into TUI mode (Closes: #568489).

Show diffs side-by-side

added added

removed removed

Lines of Context:
47
47
#define ARM_EXT_V6M      0x00800000     /* ARM V6M.                 */
48
48
#define ARM_EXT_BARRIER  0x01000000     /* DSB/DMB/ISB.             */
49
49
#define ARM_EXT_THUMB_MSR 0x02000000    /* Thumb MSR/MRS.           */
 
50
#define ARM_EXT_V6_DSP 0x04000000       /* ARM v6 (DSP-related),
 
51
                                           not in v7-M.  */
50
52
 
51
53
/* Co-processor space extensions.  */
52
54
#define ARM_CEXT_XSCALE   0x00000001    /* Allow MIA etc.          */
62
64
#define FPU_VFP_EXT_V1xD 0x08000000     /* Base VFP instruction set.  */
63
65
#define FPU_VFP_EXT_V1   0x04000000     /* Double-precision insns.    */
64
66
#define FPU_VFP_EXT_V2   0x02000000     /* ARM10E VFPr1.              */
65
 
#define FPU_VFP_EXT_V3   0x01000000     /* VFPv3 insns.               */
66
 
#define FPU_NEON_EXT_V1  0x00800000     /* Neon (SIMD) insns.         */
67
 
#define FPU_VFP_EXT_D32  0x00400000     /* Registers D16-D31.         */
68
 
#define FPU_NEON_FP16    0x00200000     /* Half-precision extensions. */
 
67
#define FPU_VFP_EXT_V3xD 0x01000000     /* VFPv3 single-precision.    */
 
68
#define FPU_VFP_EXT_V3   0x00800000     /* VFPv3 double-precision.    */
 
69
#define FPU_NEON_EXT_V1  0x00400000     /* Neon (SIMD) insns.         */
 
70
#define FPU_VFP_EXT_D32  0x00200000     /* Registers D16-D31.         */
 
71
#define FPU_VFP_EXT_FP16 0x00100000     /* Half-precision extensions. */
 
72
#define FPU_NEON_EXT_FMA 0x00080000     /* Neon fused multiply-add    */
 
73
#define FPU_VFP_EXT_FMA  0x00040000     /* VFP fused multiply-add     */
69
74
 
70
75
/* Architectures are the sum of the base and extensions.  The ARM ARM (rev E)
71
76
   defines the following: ARMv3, ARMv3M, ARMv4xM, ARMv4, ARMv4TxM, ARMv4T,
93
98
#define ARM_AEXT_V6Z    (ARM_AEXT_V6    | ARM_EXT_V6Z)
94
99
#define ARM_AEXT_V6ZK   (ARM_AEXT_V6    | ARM_EXT_V6K | ARM_EXT_V6Z)
95
100
#define ARM_AEXT_V6T2   (ARM_AEXT_V6 \
96
 
    | ARM_EXT_V6T2 | ARM_EXT_V6_NOTM | ARM_EXT_THUMB_MSR)
 
101
    | ARM_EXT_V6T2 | ARM_EXT_V6_NOTM | ARM_EXT_THUMB_MSR \
 
102
    | ARM_EXT_V6_DSP )
97
103
#define ARM_AEXT_V6KT2  (ARM_AEXT_V6T2 | ARM_EXT_V6K)
98
104
#define ARM_AEXT_V6ZT2  (ARM_AEXT_V6T2 | ARM_EXT_V6Z)
99
105
#define ARM_AEXT_V6ZKT2 (ARM_AEXT_V6T2 | ARM_EXT_V6K | ARM_EXT_V6Z)
101
107
#define ARM_AEXT_V7A    (ARM_AEXT_V7_ARM | ARM_EXT_V7A)
102
108
#define ARM_AEXT_V7R    (ARM_AEXT_V7_ARM | ARM_EXT_V7R | ARM_EXT_DIV)
103
109
#define ARM_AEXT_NOTM \
104
 
  (ARM_AEXT_V4 | ARM_EXT_V5ExP | ARM_EXT_V5J | ARM_EXT_V6_NOTM)
 
110
  (ARM_AEXT_V4 | ARM_EXT_V5ExP | ARM_EXT_V5J | ARM_EXT_V6_NOTM \
 
111
   | ARM_EXT_V6_DSP )
105
112
#define ARM_AEXT_V6M \
106
113
  ((ARM_AEXT_V6K | ARM_EXT_BARRIER | ARM_EXT_V6M | ARM_EXT_THUMB_MSR) \
107
114
   & ~(ARM_AEXT_NOTM))
109
116
  ((ARM_AEXT_V7_ARM | ARM_EXT_V6M | ARM_EXT_V7M | ARM_EXT_DIV) \
110
117
   & ~(ARM_AEXT_NOTM))
111
118
#define ARM_AEXT_V7 (ARM_AEXT_V7A & ARM_AEXT_V7R & ARM_AEXT_V7M)
 
119
#define ARM_AEXT_V7EM \
 
120
  (ARM_AEXT_V7M | ARM_EXT_V5ExP | ARM_EXT_V6_DSP)
112
121
 
113
122
/* Processors with specific extensions in the co-processor space.  */
114
123
#define ARM_ARCH_XSCALE ARM_FEATURE (ARM_AEXT_V5TE, ARM_CEXT_XSCALE)
120
129
#define FPU_VFP_V1xD    (FPU_VFP_EXT_V1xD | FPU_ENDIAN_PURE)
121
130
#define FPU_VFP_V1      (FPU_VFP_V1xD | FPU_VFP_EXT_V1)
122
131
#define FPU_VFP_V2      (FPU_VFP_V1 | FPU_VFP_EXT_V2)
123
 
#define FPU_VFP_V3D16   (FPU_VFP_V2 | FPU_VFP_EXT_V3)
 
132
#define FPU_VFP_V3D16   (FPU_VFP_V2 | FPU_VFP_EXT_V3xD | FPU_VFP_EXT_V3)
124
133
#define FPU_VFP_V3      (FPU_VFP_V3D16 | FPU_VFP_EXT_D32)
 
134
#define FPU_VFP_V3xD    (FPU_VFP_V1xD | FPU_VFP_EXT_V2 | FPU_VFP_EXT_V3xD)
 
135
#define FPU_VFP_V4D16   (FPU_VFP_V3D16 | FPU_VFP_EXT_FP16 | FPU_VFP_EXT_FMA)
 
136
#define FPU_VFP_V4      (FPU_VFP_V3 | FPU_VFP_EXT_FP16 | FPU_VFP_EXT_FMA)
 
137
#define FPU_VFP_V4_SP_D16 (FPU_VFP_V3xD | FPU_VFP_EXT_FP16 | FPU_VFP_EXT_FMA)
125
138
#define FPU_VFP_HARD    (FPU_VFP_EXT_V1xD | FPU_VFP_EXT_V1 | FPU_VFP_EXT_V2 \
 
139
                         | FPU_VFP_EXT_V3xD | FPU_VFP_EXT_FMA | FPU_NEON_EXT_FMA \
126
140
                         | FPU_VFP_EXT_V3 | FPU_NEON_EXT_V1 | FPU_VFP_EXT_D32)
127
141
#define FPU_FPA         (FPU_FPA_EXT_V1 | FPU_FPA_EXT_V2)
128
142
 
136
150
#define FPU_ARCH_VFP_V1   ARM_FEATURE (0, FPU_VFP_V1)
137
151
#define FPU_ARCH_VFP_V2   ARM_FEATURE (0, FPU_VFP_V2)
138
152
#define FPU_ARCH_VFP_V3D16      ARM_FEATURE (0, FPU_VFP_V3D16)
 
153
#define FPU_ARCH_VFP_V3D16_FP16 \
 
154
  ARM_FEATURE (0, FPU_VFP_V3D16 | FPU_VFP_EXT_FP16)
139
155
#define FPU_ARCH_VFP_V3   ARM_FEATURE (0, FPU_VFP_V3)
 
156
#define FPU_ARCH_VFP_V3_FP16    ARM_FEATURE (0, FPU_VFP_V3 | FPU_VFP_EXT_FP16)
 
157
#define FPU_ARCH_VFP_V3xD       ARM_FEATURE (0, FPU_VFP_V3xD)
 
158
#define FPU_ARCH_VFP_V3xD_FP16  ARM_FEATURE (0, FPU_VFP_V3xD | FPU_VFP_EXT_FP16)
140
159
#define FPU_ARCH_NEON_V1  ARM_FEATURE (0, FPU_NEON_EXT_V1)
141
160
#define FPU_ARCH_VFP_V3_PLUS_NEON_V1 \
142
161
  ARM_FEATURE (0, FPU_VFP_V3 | FPU_NEON_EXT_V1)
143
162
#define FPU_ARCH_NEON_FP16 \
144
 
  ARM_FEATURE (0, FPU_VFP_V3 | FPU_NEON_EXT_V1 | FPU_NEON_FP16)
 
163
  ARM_FEATURE (0, FPU_VFP_V3 | FPU_NEON_EXT_V1 | FPU_VFP_EXT_FP16)
145
164
#define FPU_ARCH_VFP_HARD ARM_FEATURE (0, FPU_VFP_HARD)
 
165
#define FPU_ARCH_VFP_V4 ARM_FEATURE(0, FPU_VFP_V4)
 
166
#define FPU_ARCH_VFP_V4D16 ARM_FEATURE(0, FPU_VFP_V4D16)
 
167
#define FPU_ARCH_VFP_V4_SP_D16 ARM_FEATURE(0, FPU_VFP_V4_SP_D16)
 
168
#define FPU_ARCH_NEON_VFP_V4 \
 
169
  ARM_FEATURE(0, FPU_VFP_V4 | FPU_NEON_EXT_V1 | FPU_NEON_EXT_FMA)
146
170
 
147
171
#define FPU_ARCH_ENDIAN_PURE ARM_FEATURE (0, FPU_ENDIAN_PURE)
148
172
 
177
201
#define ARM_ARCH_V7A    ARM_FEATURE (ARM_AEXT_V7A, 0)
178
202
#define ARM_ARCH_V7R    ARM_FEATURE (ARM_AEXT_V7R, 0)
179
203
#define ARM_ARCH_V7M    ARM_FEATURE (ARM_AEXT_V7M, 0)
 
204
#define ARM_ARCH_V7EM   ARM_FEATURE (ARM_AEXT_V7EM, 0)
180
205
 
181
206
/* Some useful combinations:  */
182
207
#define ARM_ARCH_NONE   ARM_FEATURE (0, 0)