1
/******************************************************************************
3
* This file is provided under a dual BSD/GPLv2 license. When using or
4
* redistributing this file, you may do so under either license.
8
* Copyright(c) 2005 - 2007 Intel Corporation. All rights reserved.
10
* This program is free software; you can redistribute it and/or modify
11
* it under the terms of version 2 of the GNU General Public License as
12
* published by the Free Software Foundation.
14
* This program is distributed in the hope that it will be useful, but
15
* WITHOUT ANY WARRANTY; without even the implied warranty of
16
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
17
* General Public License for more details.
19
* You should have received a copy of the GNU General Public License
20
* along with this program; if not, write to the Free Software
21
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
24
* The full GNU General Public License is included in this distribution
25
* in the file called LICENSE.GPL.
27
* Contact Information:
28
* James P. Ketrenos <ipw2100-admin@linux.intel.com>
29
* Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
33
* Copyright(c) 2005 - 2007 Intel Corporation. All rights reserved.
34
* All rights reserved.
36
* Redistribution and use in source and binary forms, with or without
37
* modification, are permitted provided that the following conditions
40
* * Redistributions of source code must retain the above copyright
41
* notice, this list of conditions and the following disclaimer.
42
* * Redistributions in binary form must reproduce the above copyright
43
* notice, this list of conditions and the following disclaimer in
44
* the documentation and/or other materials provided with the
46
* * Neither the name Intel Corporation nor the names of its
47
* contributors may be used to endorse or promote products derived
48
* from this software without specific prior written permission.
50
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
51
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
52
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
53
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
54
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
55
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
56
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
57
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
58
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
59
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
60
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
61
*****************************************************************************/
63
#ifndef __iwl_prph_h__
64
#define __iwl_prph_h__
67
* Registers in this file are internal, not PCI bus memory mapped.
68
* Driver accesses these via HBUS_TARG_PRPH_* registers.
70
#define PRPH_BASE (0x00000)
71
#define PRPH_END (0xFFFFF)
73
/* APMG (power management) constants */
74
#define APMG_BASE (PRPH_BASE + 0x3000)
75
#define APMG_CLK_CTRL_REG (APMG_BASE + 0x0000)
76
#define APMG_CLK_EN_REG (APMG_BASE + 0x0004)
77
#define APMG_CLK_DIS_REG (APMG_BASE + 0x0008)
78
#define APMG_PS_CTRL_REG (APMG_BASE + 0x000c)
79
#define APMG_PCIDEV_STT_REG (APMG_BASE + 0x0010)
80
#define APMG_RFKILL_REG (APMG_BASE + 0x0014)
81
#define APMG_RTC_INT_STT_REG (APMG_BASE + 0x001c)
82
#define APMG_RTC_INT_MSK_REG (APMG_BASE + 0x0020)
84
#define APMG_CLK_VAL_DMA_CLK_RQT (0x00000200)
85
#define APMG_CLK_VAL_BSM_CLK_RQT (0x00000800)
87
#define APMG_PS_CTRL_VAL_RESET_REQ (0x04000000)
89
#define APMG_PCIDEV_STT_VAL_L1_ACT_DIS (0x00000800)
91
#define APMG_PS_CTRL_MSK_PWR_SRC (0x03000000)
92
#define APMG_PS_CTRL_VAL_PWR_SRC_VMAIN (0x00000000)
93
#define APMG_PS_CTRL_VAL_PWR_SRC_VAUX (0x01000000)
97
* BSM (Bootstrap State Machine)
99
* The Bootstrap State Machine (BSM) stores a short bootstrap uCode program
100
* in special SRAM that does not power down when the embedded control
101
* processor is sleeping (e.g. for periodic power-saving shutdowns of radio).
103
* When powering back up after sleeps (or during initial uCode load), the BSM
104
* internally loads the short bootstrap program from the special SRAM into the
105
* embedded processor's instruction SRAM, and starts the processor so it runs
106
* the bootstrap program.
108
* This bootstrap program loads (via PCI busmaster DMA) instructions and data
109
* images for a uCode program from host DRAM locations. The host driver
110
* indicates DRAM locations and sizes for instruction and data images via the
111
* four BSM_DRAM_* registers. Once the bootstrap program loads the new program,
112
* the new program starts automatically.
114
* The uCode used for open-source drivers includes two programs:
116
* 1) Initialization -- performs hardware calibration and sets up some
117
* internal data, then notifies host via "initialize alive" notification
118
* (struct iwl_init_alive_resp) that it has completed all of its work.
119
* After signal from host, it then loads and starts the runtime program.
120
* The initialization program must be used when initially setting up the
121
* NIC after loading the driver.
123
* 2) Runtime/Protocol -- performs all normal runtime operations. This
124
* notifies host via "alive" notification (struct iwl_alive_resp) that it
125
* is ready to be used.
127
* When initializing the NIC, the host driver does the following procedure:
129
* 1) Load bootstrap program (instructions only, no data image for bootstrap)
130
* into bootstrap memory. Use dword writes starting at BSM_SRAM_LOWER_BOUND
132
* 2) Point (via BSM_DRAM_*) to the "initialize" uCode data and instruction
133
* images in host DRAM.
135
* 3) Set up BSM to copy from BSM SRAM into uCode instruction SRAM when asked:
136
* BSM_WR_MEM_SRC_REG = 0
137
* BSM_WR_MEM_DST_REG = RTC_INST_LOWER_BOUND
138
* BSM_WR_MEM_DWCOUNT_REG = # dwords in bootstrap instruction image
140
* 4) Load bootstrap into instruction SRAM:
141
* BSM_WR_CTRL_REG = BSM_WR_CTRL_REG_BIT_START
143
* 5) Wait for load completion:
144
* Poll BSM_WR_CTRL_REG for BSM_WR_CTRL_REG_BIT_START = 0
146
* 6) Enable future boot loads whenever NIC's power management triggers it:
147
* BSM_WR_CTRL_REG = BSM_WR_CTRL_REG_BIT_START_EN
149
* 7) Start the NIC by removing all reset bits:
152
* The bootstrap uCode (already in instruction SRAM) loads initialization
153
* uCode. Initialization uCode performs data initialization, sends
154
* "initialize alive" notification to host, and waits for a signal from
155
* host to load runtime code.
157
* 4) Point (via BSM_DRAM_*) to the "runtime" uCode data and instruction
158
* images in host DRAM. The last register loaded must be the instruction
159
* bytecount register ("1" in MSbit tells initialization uCode to load
160
* the runtime uCode):
161
* BSM_DRAM_INST_BYTECOUNT_REG = bytecount | BSM_DRAM_INST_LOAD
163
* 5) Wait for "alive" notification, then issue normal runtime commands.
165
* Data caching during power-downs:
167
* Just before the embedded controller powers down (e.g for automatic
168
* power-saving modes, or for RFKILL), uCode stores (via PCI busmaster DMA)
169
* a current snapshot of the embedded processor's data SRAM into host DRAM.
170
* This caches the data while the embedded processor's memory is powered down.
171
* Location and size are controlled by BSM_DRAM_DATA_* registers.
173
* NOTE: Instruction SRAM does not need to be saved, since that doesn't
174
* change during operation; the original image (from uCode distribution
175
* file) can be used for reload.
177
* When powering back up, the BSM loads the bootstrap program. Bootstrap looks
178
* at the BSM_DRAM_* registers, which now point to the runtime instruction
179
* image and the cached (modified) runtime data (*not* the initialization
180
* uCode). Bootstrap reloads these runtime images into SRAM, and restarts the
181
* uCode from where it left off before the power-down.
183
* NOTE: Initialization uCode does *not* run as part of the save/restore
186
* This save/restore method is mostly for autonomous power management during
187
* normal operation (result of POWER_TABLE_CMD). Platform suspend/resume and
188
* RFKILL should use complete restarts (with total re-initialization) of uCode,
189
* allowing total shutdown (including BSM memory).
191
* Note that, during normal operation, the host DRAM that held the initial
192
* startup data for the runtime code is now being used as a backup data cache
193
* for modified data! If you need to completely re-initialize the NIC, make
194
* sure that you use the runtime data image from the uCode distribution file,
195
* not the modified/saved runtime data. You may want to store a separate
196
* "clean" runtime data image in DRAM to avoid disk reads of distribution file.
200
#define BSM_WR_CTRL_REG_BIT_START (0x80000000) /* start boot load now */
201
#define BSM_WR_CTRL_REG_BIT_START_EN (0x40000000) /* enable boot after pwrup*/
202
#define BSM_DRAM_INST_LOAD (0x80000000) /* start program load now */
205
#define BSM_BASE (PRPH_BASE + 0x3400)
206
#define BSM_END (PRPH_BASE + 0x3800)
208
#define BSM_WR_CTRL_REG (BSM_BASE + 0x000) /* ctl and status */
209
#define BSM_WR_MEM_SRC_REG (BSM_BASE + 0x004) /* source in BSM mem */
210
#define BSM_WR_MEM_DST_REG (BSM_BASE + 0x008) /* dest in SRAM mem */
211
#define BSM_WR_DWCOUNT_REG (BSM_BASE + 0x00C) /* bytes */
212
#define BSM_WR_STATUS_REG (BSM_BASE + 0x010) /* bit 0: 1 == done */
215
* Pointers and size regs for bootstrap load and data SRAM save/restore.
216
* NOTE: 3945 pointers use bits 31:0 of DRAM address.
217
* 4965 pointers use bits 35:4 of DRAM address.
219
#define BSM_DRAM_INST_PTR_REG (BSM_BASE + 0x090)
220
#define BSM_DRAM_INST_BYTECOUNT_REG (BSM_BASE + 0x094)
221
#define BSM_DRAM_DATA_PTR_REG (BSM_BASE + 0x098)
222
#define BSM_DRAM_DATA_BYTECOUNT_REG (BSM_BASE + 0x09C)
225
* BSM special memory, stays powered on during power-save sleeps.
226
* Read/write, address range from LOWER_BOUND to (LOWER_BOUND + SIZE -1)
228
#define BSM_SRAM_LOWER_BOUND (PRPH_BASE + 0x3800)
229
#define BSM_SRAM_SIZE (1024) /* bytes */
232
/* 3945 Tx scheduler registers */
233
#define ALM_SCD_BASE (PRPH_BASE + 0x2E00)
234
#define ALM_SCD_MODE_REG (ALM_SCD_BASE + 0x000)
235
#define ALM_SCD_ARASTAT_REG (ALM_SCD_BASE + 0x004)
236
#define ALM_SCD_TXFACT_REG (ALM_SCD_BASE + 0x010)
237
#define ALM_SCD_TXF4MF_REG (ALM_SCD_BASE + 0x014)
238
#define ALM_SCD_TXF5MF_REG (ALM_SCD_BASE + 0x020)
239
#define ALM_SCD_SBYP_MODE_1_REG (ALM_SCD_BASE + 0x02C)
240
#define ALM_SCD_SBYP_MODE_2_REG (ALM_SCD_BASE + 0x030)
243
* 4965 Tx Scheduler registers.
244
* Details are documented in iwl-4965-hw.h
246
#define KDR_SCD_BASE (PRPH_BASE + 0xa02c00)
248
#define KDR_SCD_SRAM_BASE_ADDR (KDR_SCD_BASE + 0x0)
249
#define KDR_SCD_EMPTY_BITS (KDR_SCD_BASE + 0x4)
250
#define KDR_SCD_DRAM_BASE_ADDR (KDR_SCD_BASE + 0x10)
251
#define KDR_SCD_AIT (KDR_SCD_BASE + 0x18)
252
#define KDR_SCD_TXFACT (KDR_SCD_BASE + 0x1c)
253
#define KDR_SCD_QUEUE_WRPTR(x) (KDR_SCD_BASE + 0x24 + (x) * 4)
254
#define KDR_SCD_QUEUE_RDPTR(x) (KDR_SCD_BASE + 0x64 + (x) * 4)
255
#define KDR_SCD_SETQUEUENUM (KDR_SCD_BASE + 0xa4)
256
#define KDR_SCD_SET_TXSTAT_TXED (KDR_SCD_BASE + 0xa8)
257
#define KDR_SCD_SET_TXSTAT_DONE (KDR_SCD_BASE + 0xac)
258
#define KDR_SCD_SET_TXSTAT_NOT_SCHD (KDR_SCD_BASE + 0xb0)
259
#define KDR_SCD_DECREASE_CREDIT (KDR_SCD_BASE + 0xb4)
260
#define KDR_SCD_DECREASE_SCREDIT (KDR_SCD_BASE + 0xb8)
261
#define KDR_SCD_LOAD_CREDIT (KDR_SCD_BASE + 0xbc)
262
#define KDR_SCD_LOAD_SCREDIT (KDR_SCD_BASE + 0xc0)
263
#define KDR_SCD_BAR (KDR_SCD_BASE + 0xc4)
264
#define KDR_SCD_BAR_DW0 (KDR_SCD_BASE + 0xc8)
265
#define KDR_SCD_BAR_DW1 (KDR_SCD_BASE + 0xcc)
266
#define KDR_SCD_QUEUECHAIN_SEL (KDR_SCD_BASE + 0xd0)
267
#define KDR_SCD_QUERY_REQ (KDR_SCD_BASE + 0xd8)
268
#define KDR_SCD_QUERY_RES (KDR_SCD_BASE + 0xdc)
269
#define KDR_SCD_PENDING_FRAMES (KDR_SCD_BASE + 0xe0)
270
#define KDR_SCD_INTERRUPT_MASK (KDR_SCD_BASE + 0xe4)
271
#define KDR_SCD_INTERRUPT_THRESHOLD (KDR_SCD_BASE + 0xe8)
272
#define KDR_SCD_QUERY_MIN_FRAME_SIZE (KDR_SCD_BASE + 0x100)
273
#define KDR_SCD_QUEUE_STATUS_BITS(x) (KDR_SCD_BASE + 0x104 + (x) * 4)
276
#define SHL_SCD_BASE (PRPH_BASE + 0xa02c00)
278
#define SHL_SCD_AIT (SHL_SCD_BASE + 0x0c)
279
#define SHL_SCD_TXFACT (SHL_SCD_BASE + 0x10)
280
#define SHL_SCD_QUEUE_WRPTR(x) (SHL_SCD_BASE + 0x18 + (x) * 4)
281
#define SHL_SCD_QUEUE_RDPTR(x) (SHL_SCD_BASE + 0x68 + (x) * 4)
282
#define SHL_SCD_QUEUECHAIN_SEL (SHL_SCD_BASE + 0xe8)
283
#define SHL_SCD_AGGR_SEL (SHL_SCD_BASE + 0x248)
284
#define SHL_SCD_INTERRUPT_MASK (SHL_SCD_BASE + 0x108)
286
#endif /* __iwl_prph_h__ */
added
removed
updates/wireless/iwlwifi/iwlwifi/origin/iwl-prph.h
