2
* Copyright © 2006-2007 Intel Corporation
4
* Permission is hereby granted, free of charge, to any person obtaining a
5
* copy of this software and associated documentation files (the "Software"),
6
* to deal in the Software without restriction, including without limitation
7
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
8
* and/or sell copies of the Software, and to permit persons to whom the
9
* Software is furnished to do so, subject to the following conditions:
11
* The above copyright notice and this permission notice (including the next
12
* paragraph) shall be included in all copies or substantial portions of the
15
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21
* DEALINGS IN THE SOFTWARE.
24
* Eric Anholt <eric@anholt.net>
27
#include <linux/dmi.h>
28
#include <linux/i2c.h>
29
#include <linux/slab.h>
33
#include "drm_crtc_helper.h"
35
#include "intel_drv.h"
39
/* Here's the desired hotplug mode */
40
#define ADPA_HOTPLUG_BITS (ADPA_CRT_HOTPLUG_PERIOD_128 | \
41
ADPA_CRT_HOTPLUG_WARMUP_10MS | \
42
ADPA_CRT_HOTPLUG_SAMPLE_4S | \
43
ADPA_CRT_HOTPLUG_VOLTAGE_50 | \
44
ADPA_CRT_HOTPLUG_VOLREF_325MV | \
45
ADPA_CRT_HOTPLUG_ENABLE)
48
struct intel_encoder base;
49
bool force_hotplug_required;
53
static struct intel_crt *intel_attached_crt(struct drm_connector *connector)
55
return container_of(intel_attached_encoder(connector),
56
struct intel_crt, base);
59
static struct intel_crt *intel_encoder_to_crt(struct intel_encoder *encoder)
61
return container_of(encoder, struct intel_crt, base);
64
static bool intel_crt_get_hw_state(struct intel_encoder *encoder,
67
struct drm_device *dev = encoder->base.dev;
68
struct drm_i915_private *dev_priv = dev->dev_private;
69
struct intel_crt *crt = intel_encoder_to_crt(encoder);
72
tmp = I915_READ(crt->adpa_reg);
74
if (!(tmp & ADPA_DAC_ENABLE))
78
*pipe = PORT_TO_PIPE_CPT(tmp);
80
*pipe = PORT_TO_PIPE(tmp);
85
static void intel_disable_crt(struct intel_encoder *encoder)
87
struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
88
struct intel_crt *crt = intel_encoder_to_crt(encoder);
91
temp = I915_READ(crt->adpa_reg);
92
temp &= ~(ADPA_HSYNC_CNTL_DISABLE | ADPA_VSYNC_CNTL_DISABLE);
93
temp &= ~ADPA_DAC_ENABLE;
94
I915_WRITE(crt->adpa_reg, temp);
97
static void intel_enable_crt(struct intel_encoder *encoder)
99
struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
100
struct intel_crt *crt = intel_encoder_to_crt(encoder);
103
temp = I915_READ(crt->adpa_reg);
104
temp |= ADPA_DAC_ENABLE;
105
I915_WRITE(crt->adpa_reg, temp);
108
/* Note: The caller is required to filter out dpms modes not supported by the
110
static void intel_crt_set_dpms(struct intel_encoder *encoder, int mode)
112
struct drm_device *dev = encoder->base.dev;
113
struct drm_i915_private *dev_priv = dev->dev_private;
114
struct intel_crt *crt = intel_encoder_to_crt(encoder);
117
temp = I915_READ(crt->adpa_reg);
118
temp &= ~(ADPA_HSYNC_CNTL_DISABLE | ADPA_VSYNC_CNTL_DISABLE);
119
temp &= ~ADPA_DAC_ENABLE;
122
case DRM_MODE_DPMS_ON:
123
temp |= ADPA_DAC_ENABLE;
125
case DRM_MODE_DPMS_STANDBY:
126
temp |= ADPA_DAC_ENABLE | ADPA_HSYNC_CNTL_DISABLE;
128
case DRM_MODE_DPMS_SUSPEND:
129
temp |= ADPA_DAC_ENABLE | ADPA_VSYNC_CNTL_DISABLE;
131
case DRM_MODE_DPMS_OFF:
132
temp |= ADPA_HSYNC_CNTL_DISABLE | ADPA_VSYNC_CNTL_DISABLE;
136
I915_WRITE(crt->adpa_reg, temp);
139
static void intel_crt_dpms(struct drm_connector *connector, int mode)
141
struct drm_device *dev = connector->dev;
142
struct intel_encoder *encoder = intel_attached_encoder(connector);
143
struct drm_crtc *crtc;
146
/* PCH platforms and VLV only support on/off. */
147
if (INTEL_INFO(dev)->gen >= 5 && mode != DRM_MODE_DPMS_ON)
148
mode = DRM_MODE_DPMS_OFF;
150
if (mode == connector->dpms)
153
old_dpms = connector->dpms;
154
connector->dpms = mode;
156
/* Only need to change hw state when actually enabled */
157
crtc = encoder->base.crtc;
159
encoder->connectors_active = false;
163
/* We need the pipe to run for anything but OFF. */
164
if (mode == DRM_MODE_DPMS_OFF)
165
encoder->connectors_active = false;
167
encoder->connectors_active = true;
169
if (mode < old_dpms) {
170
/* From off to on, enable the pipe first. */
171
intel_crtc_update_dpms(crtc);
173
intel_crt_set_dpms(encoder, mode);
175
intel_crt_set_dpms(encoder, mode);
177
intel_crtc_update_dpms(crtc);
180
intel_modeset_check_state(connector->dev);
183
static int intel_crt_mode_valid(struct drm_connector *connector,
184
struct drm_display_mode *mode)
186
struct drm_device *dev = connector->dev;
189
if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
190
return MODE_NO_DBLESCAN;
192
if (mode->clock < 25000)
193
return MODE_CLOCK_LOW;
199
if (mode->clock > max_clock)
200
return MODE_CLOCK_HIGH;
202
/* The FDI receiver on LPT only supports 8bpc and only has 2 lanes. */
203
if (HAS_PCH_LPT(dev) &&
204
(ironlake_get_lanes_required(mode->clock, 270000, 24) > 2))
205
return MODE_CLOCK_HIGH;
210
static bool intel_crt_mode_fixup(struct drm_encoder *encoder,
211
struct drm_display_mode *mode,
212
struct drm_display_mode *adjusted_mode)
217
static void intel_crt_mode_set(struct drm_encoder *encoder,
218
struct drm_display_mode *mode,
219
struct drm_display_mode *adjusted_mode)
222
struct drm_device *dev = encoder->dev;
223
struct drm_crtc *crtc = encoder->crtc;
224
struct intel_crt *crt =
225
intel_encoder_to_crt(to_intel_encoder(encoder));
226
struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
227
struct drm_i915_private *dev_priv = dev->dev_private;
230
if (HAS_PCH_SPLIT(dev))
231
adpa = ADPA_HOTPLUG_BITS;
235
if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
236
adpa |= ADPA_HSYNC_ACTIVE_HIGH;
237
if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
238
adpa |= ADPA_VSYNC_ACTIVE_HIGH;
240
/* For CPT allow 3 pipe config, for others just use A or B */
241
if (HAS_PCH_LPT(dev))
242
; /* Those bits don't exist here */
243
else if (HAS_PCH_CPT(dev))
244
adpa |= PORT_TRANS_SEL_CPT(intel_crtc->pipe);
245
else if (intel_crtc->pipe == 0)
246
adpa |= ADPA_PIPE_A_SELECT;
248
adpa |= ADPA_PIPE_B_SELECT;
250
if (!HAS_PCH_SPLIT(dev))
251
I915_WRITE(BCLRPAT(intel_crtc->pipe), 0);
253
I915_WRITE(crt->adpa_reg, adpa);
256
static bool intel_ironlake_crt_detect_hotplug(struct drm_connector *connector)
258
struct drm_device *dev = connector->dev;
259
struct intel_crt *crt = intel_attached_crt(connector);
260
struct drm_i915_private *dev_priv = dev->dev_private;
264
/* The first time through, trigger an explicit detection cycle */
265
if (crt->force_hotplug_required) {
266
bool turn_off_dac = HAS_PCH_SPLIT(dev);
269
crt->force_hotplug_required = 0;
271
save_adpa = adpa = I915_READ(PCH_ADPA);
272
DRM_DEBUG_KMS("trigger hotplug detect cycle: adpa=0x%x\n", adpa);
274
adpa |= ADPA_CRT_HOTPLUG_FORCE_TRIGGER;
276
adpa &= ~ADPA_DAC_ENABLE;
278
I915_WRITE(PCH_ADPA, adpa);
280
if (wait_for((I915_READ(PCH_ADPA) & ADPA_CRT_HOTPLUG_FORCE_TRIGGER) == 0,
282
DRM_DEBUG_KMS("timed out waiting for FORCE_TRIGGER");
285
I915_WRITE(PCH_ADPA, save_adpa);
286
POSTING_READ(PCH_ADPA);
290
/* Check the status to see if both blue and green are on now */
291
adpa = I915_READ(PCH_ADPA);
292
if ((adpa & ADPA_CRT_HOTPLUG_MONITOR_MASK) != 0)
296
DRM_DEBUG_KMS("ironlake hotplug adpa=0x%x, result %d\n", adpa, ret);
301
static bool valleyview_crt_detect_hotplug(struct drm_connector *connector)
303
struct drm_device *dev = connector->dev;
304
struct drm_i915_private *dev_priv = dev->dev_private;
309
save_adpa = adpa = I915_READ(ADPA);
310
DRM_DEBUG_KMS("trigger hotplug detect cycle: adpa=0x%x\n", adpa);
312
adpa |= ADPA_CRT_HOTPLUG_FORCE_TRIGGER;
314
I915_WRITE(ADPA, adpa);
316
if (wait_for((I915_READ(ADPA) & ADPA_CRT_HOTPLUG_FORCE_TRIGGER) == 0,
318
DRM_DEBUG_KMS("timed out waiting for FORCE_TRIGGER");
319
I915_WRITE(ADPA, save_adpa);
322
/* Check the status to see if both blue and green are on now */
323
adpa = I915_READ(ADPA);
324
if ((adpa & ADPA_CRT_HOTPLUG_MONITOR_MASK) != 0)
329
DRM_DEBUG_KMS("valleyview hotplug adpa=0x%x, result %d\n", adpa, ret);
331
/* FIXME: debug force function and remove */
338
* Uses CRT_HOTPLUG_EN and CRT_HOTPLUG_STAT to detect CRT presence.
340
* Not for i915G/i915GM
342
* \return true if CRT is connected.
343
* \return false if CRT is disconnected.
345
static bool intel_crt_detect_hotplug(struct drm_connector *connector)
347
struct drm_device *dev = connector->dev;
348
struct drm_i915_private *dev_priv = dev->dev_private;
349
u32 hotplug_en, orig, stat;
353
if (HAS_PCH_SPLIT(dev))
354
return intel_ironlake_crt_detect_hotplug(connector);
356
if (IS_VALLEYVIEW(dev))
357
return valleyview_crt_detect_hotplug(connector);
360
* On 4 series desktop, CRT detect sequence need to be done twice
361
* to get a reliable result.
364
if (IS_G4X(dev) && !IS_GM45(dev))
368
hotplug_en = orig = I915_READ(PORT_HOTPLUG_EN);
369
hotplug_en |= CRT_HOTPLUG_FORCE_DETECT;
371
for (i = 0; i < tries ; i++) {
372
/* turn on the FORCE_DETECT */
373
I915_WRITE(PORT_HOTPLUG_EN, hotplug_en);
374
/* wait for FORCE_DETECT to go off */
375
if (wait_for((I915_READ(PORT_HOTPLUG_EN) &
376
CRT_HOTPLUG_FORCE_DETECT) == 0,
378
DRM_DEBUG_KMS("timed out waiting for FORCE_DETECT to go off");
381
stat = I915_READ(PORT_HOTPLUG_STAT);
382
if ((stat & CRT_HOTPLUG_MONITOR_MASK) != CRT_HOTPLUG_MONITOR_NONE)
385
/* clear the interrupt we just generated, if any */
386
I915_WRITE(PORT_HOTPLUG_STAT, CRT_HOTPLUG_INT_STATUS);
388
/* and put the bits back */
389
I915_WRITE(PORT_HOTPLUG_EN, orig);
394
static struct edid *intel_crt_get_edid(struct drm_connector *connector,
395
struct i2c_adapter *i2c)
399
edid = drm_get_edid(connector, i2c);
401
if (!edid && !intel_gmbus_is_forced_bit(i2c)) {
402
DRM_DEBUG_KMS("CRT GMBUS EDID read failed, retry using GPIO bit-banging\n");
403
intel_gmbus_force_bit(i2c, true);
404
edid = drm_get_edid(connector, i2c);
405
intel_gmbus_force_bit(i2c, false);
411
/* local version of intel_ddc_get_modes() to use intel_crt_get_edid() */
412
static int intel_crt_ddc_get_modes(struct drm_connector *connector,
413
struct i2c_adapter *adapter)
418
edid = intel_crt_get_edid(connector, adapter);
422
ret = intel_connector_update_modes(connector, edid);
428
static bool intel_crt_detect_ddc(struct drm_connector *connector)
430
struct intel_crt *crt = intel_attached_crt(connector);
431
struct drm_i915_private *dev_priv = crt->base.base.dev->dev_private;
433
struct i2c_adapter *i2c;
435
BUG_ON(crt->base.type != INTEL_OUTPUT_ANALOG);
437
i2c = intel_gmbus_get_adapter(dev_priv, dev_priv->crt_ddc_pin);
438
edid = intel_crt_get_edid(connector, i2c);
441
bool is_digital = edid->input & DRM_EDID_INPUT_DIGITAL;
444
* This may be a DVI-I connector with a shared DDC
445
* link between analog and digital outputs, so we
446
* have to check the EDID input spec of the attached device.
449
DRM_DEBUG_KMS("CRT detected via DDC:0x50 [EDID]\n");
453
DRM_DEBUG_KMS("CRT not detected via DDC:0x50 [EDID reports a digital panel]\n");
455
DRM_DEBUG_KMS("CRT not detected via DDC:0x50 [no valid EDID found]\n");
463
static enum drm_connector_status
464
intel_crt_load_detect(struct intel_crt *crt)
466
struct drm_device *dev = crt->base.base.dev;
467
struct drm_i915_private *dev_priv = dev->dev_private;
468
uint32_t pipe = to_intel_crtc(crt->base.base.crtc)->pipe;
469
uint32_t save_bclrpat;
470
uint32_t save_vtotal;
471
uint32_t vtotal, vactive;
473
uint32_t vblank, vblank_start, vblank_end;
475
uint32_t bclrpat_reg;
479
uint32_t pipeconf_reg;
480
uint32_t pipe_dsl_reg;
482
enum drm_connector_status status;
484
DRM_DEBUG_KMS("starting load-detect on CRT\n");
486
bclrpat_reg = BCLRPAT(pipe);
487
vtotal_reg = VTOTAL(pipe);
488
vblank_reg = VBLANK(pipe);
489
vsync_reg = VSYNC(pipe);
490
pipeconf_reg = PIPECONF(pipe);
491
pipe_dsl_reg = PIPEDSL(pipe);
493
save_bclrpat = I915_READ(bclrpat_reg);
494
save_vtotal = I915_READ(vtotal_reg);
495
vblank = I915_READ(vblank_reg);
497
vtotal = ((save_vtotal >> 16) & 0xfff) + 1;
498
vactive = (save_vtotal & 0x7ff) + 1;
500
vblank_start = (vblank & 0xfff) + 1;
501
vblank_end = ((vblank >> 16) & 0xfff) + 1;
503
/* Set the border color to purple. */
504
I915_WRITE(bclrpat_reg, 0x500050);
507
uint32_t pipeconf = I915_READ(pipeconf_reg);
508
I915_WRITE(pipeconf_reg, pipeconf | PIPECONF_FORCE_BORDER);
509
POSTING_READ(pipeconf_reg);
510
/* Wait for next Vblank to substitue
511
* border color for Color info */
512
intel_wait_for_vblank(dev, pipe);
513
st00 = I915_READ8(VGA_MSR_WRITE);
514
status = ((st00 & (1 << 4)) != 0) ?
515
connector_status_connected :
516
connector_status_disconnected;
518
I915_WRITE(pipeconf_reg, pipeconf);
520
bool restore_vblank = false;
524
* If there isn't any border, add some.
525
* Yes, this will flicker
527
if (vblank_start <= vactive && vblank_end >= vtotal) {
528
uint32_t vsync = I915_READ(vsync_reg);
529
uint32_t vsync_start = (vsync & 0xffff) + 1;
531
vblank_start = vsync_start;
532
I915_WRITE(vblank_reg,
534
((vblank_end - 1) << 16));
535
restore_vblank = true;
537
/* sample in the vertical border, selecting the larger one */
538
if (vblank_start - vactive >= vtotal - vblank_end)
539
vsample = (vblank_start + vactive) >> 1;
541
vsample = (vtotal + vblank_end) >> 1;
544
* Wait for the border to be displayed
546
while (I915_READ(pipe_dsl_reg) >= vactive)
548
while ((dsl = I915_READ(pipe_dsl_reg)) <= vsample)
551
* Watch ST00 for an entire scanline
557
/* Read the ST00 VGA status register */
558
st00 = I915_READ8(VGA_MSR_WRITE);
561
} while ((I915_READ(pipe_dsl_reg) == dsl));
563
/* restore vblank if necessary */
565
I915_WRITE(vblank_reg, vblank);
567
* If more than 3/4 of the scanline detected a monitor,
568
* then it is assumed to be present. This works even on i830,
569
* where there isn't any way to force the border color across
572
status = detect * 4 > count * 3 ?
573
connector_status_connected :
574
connector_status_disconnected;
577
/* Restore previous settings */
578
I915_WRITE(bclrpat_reg, save_bclrpat);
583
static enum drm_connector_status
584
intel_crt_detect(struct drm_connector *connector, bool force)
586
struct drm_device *dev = connector->dev;
587
struct intel_crt *crt = intel_attached_crt(connector);
588
enum drm_connector_status status;
589
struct intel_load_detect_pipe tmp;
591
if (I915_HAS_HOTPLUG(dev)) {
592
/* We can not rely on the HPD pin always being correctly wired
593
* up, for example many KVM do not pass it through, and so
594
* only trust an assertion that the monitor is connected.
596
if (intel_crt_detect_hotplug(connector)) {
597
DRM_DEBUG_KMS("CRT detected via hotplug\n");
598
return connector_status_connected;
600
DRM_DEBUG_KMS("CRT not detected via hotplug\n");
603
if (intel_crt_detect_ddc(connector))
604
return connector_status_connected;
606
/* Load detection is broken on HPD capable machines. Whoever wants a
607
* broken monitor (without edid) to work behind a broken kvm (that fails
608
* to have the right resistors for HP detection) needs to fix this up.
609
* For now just bail out. */
610
if (I915_HAS_HOTPLUG(dev))
611
return connector_status_disconnected;
614
return connector->status;
616
/* for pre-945g platforms use load detect */
617
if (intel_get_load_detect_pipe(connector, NULL, &tmp)) {
618
if (intel_crt_detect_ddc(connector))
619
status = connector_status_connected;
621
status = intel_crt_load_detect(crt);
622
intel_release_load_detect_pipe(connector, &tmp);
624
status = connector_status_unknown;
629
static void intel_crt_destroy(struct drm_connector *connector)
631
drm_sysfs_connector_remove(connector);
632
drm_connector_cleanup(connector);
636
static int intel_crt_get_modes(struct drm_connector *connector)
638
struct drm_device *dev = connector->dev;
639
struct drm_i915_private *dev_priv = dev->dev_private;
641
struct i2c_adapter *i2c;
643
i2c = intel_gmbus_get_adapter(dev_priv, dev_priv->crt_ddc_pin);
644
ret = intel_crt_ddc_get_modes(connector, i2c);
645
if (ret || !IS_G4X(dev))
648
/* Try to probe digital port for output in DVI-I -> VGA mode. */
649
i2c = intel_gmbus_get_adapter(dev_priv, GMBUS_PORT_DPB);
650
return intel_crt_ddc_get_modes(connector, i2c);
653
static int intel_crt_set_property(struct drm_connector *connector,
654
struct drm_property *property,
660
static void intel_crt_reset(struct drm_connector *connector)
662
struct drm_device *dev = connector->dev;
663
struct drm_i915_private *dev_priv = dev->dev_private;
664
struct intel_crt *crt = intel_attached_crt(connector);
666
if (HAS_PCH_SPLIT(dev)) {
669
adpa = I915_READ(PCH_ADPA);
670
adpa &= ~ADPA_CRT_HOTPLUG_MASK;
671
adpa |= ADPA_HOTPLUG_BITS;
672
I915_WRITE(PCH_ADPA, adpa);
673
POSTING_READ(PCH_ADPA);
675
DRM_DEBUG_KMS("pch crt adpa set to 0x%x\n", adpa);
676
crt->force_hotplug_required = 1;
682
* Routines for controlling stuff on the analog port
685
static const struct drm_encoder_helper_funcs crt_encoder_funcs = {
686
.mode_fixup = intel_crt_mode_fixup,
687
.mode_set = intel_crt_mode_set,
688
.disable = intel_encoder_noop,
691
static const struct drm_connector_funcs intel_crt_connector_funcs = {
692
.reset = intel_crt_reset,
693
.dpms = intel_crt_dpms,
694
.detect = intel_crt_detect,
695
.fill_modes = drm_helper_probe_single_connector_modes,
696
.destroy = intel_crt_destroy,
697
.set_property = intel_crt_set_property,
700
static const struct drm_connector_helper_funcs intel_crt_connector_helper_funcs = {
701
.mode_valid = intel_crt_mode_valid,
702
.get_modes = intel_crt_get_modes,
703
.best_encoder = intel_best_encoder,
706
static const struct drm_encoder_funcs intel_crt_enc_funcs = {
707
.destroy = intel_encoder_destroy,
710
static int __init intel_no_crt_dmi_callback(const struct dmi_system_id *id)
712
DRM_INFO("Skipping CRT initialization for %s\n", id->ident);
716
static const struct dmi_system_id intel_no_crt[] = {
718
.callback = intel_no_crt_dmi_callback,
721
DMI_MATCH(DMI_SYS_VENDOR, "ACER"),
722
DMI_MATCH(DMI_PRODUCT_NAME, "ZGB"),
728
void intel_crt_init(struct drm_device *dev)
730
struct drm_connector *connector;
731
struct intel_crt *crt;
732
struct intel_connector *intel_connector;
733
struct drm_i915_private *dev_priv = dev->dev_private;
735
/* Skip machines without VGA that falsely report hotplug events */
736
if (dmi_check_system(intel_no_crt))
739
crt = kzalloc(sizeof(struct intel_crt), GFP_KERNEL);
743
intel_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL);
744
if (!intel_connector) {
749
connector = &intel_connector->base;
750
drm_connector_init(dev, &intel_connector->base,
751
&intel_crt_connector_funcs, DRM_MODE_CONNECTOR_VGA);
753
drm_encoder_init(dev, &crt->base.base, &intel_crt_enc_funcs,
754
DRM_MODE_ENCODER_DAC);
756
intel_connector_attach_encoder(intel_connector, &crt->base);
758
crt->base.type = INTEL_OUTPUT_ANALOG;
759
crt->base.cloneable = true;
761
crt->base.crtc_mask = (1 << 0);
763
crt->base.crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
766
connector->interlace_allowed = 0;
768
connector->interlace_allowed = 1;
769
connector->doublescan_allowed = 0;
771
if (HAS_PCH_SPLIT(dev))
772
crt->adpa_reg = PCH_ADPA;
773
else if (IS_VALLEYVIEW(dev))
774
crt->adpa_reg = VLV_ADPA;
776
crt->adpa_reg = ADPA;
778
crt->base.disable = intel_disable_crt;
779
crt->base.enable = intel_enable_crt;
781
crt->base.get_hw_state = intel_ddi_get_hw_state;
783
crt->base.get_hw_state = intel_crt_get_hw_state;
784
intel_connector->get_hw_state = intel_connector_get_hw_state;
786
drm_encoder_helper_add(&crt->base.base, &crt_encoder_funcs);
787
drm_connector_helper_add(connector, &intel_crt_connector_helper_funcs);
789
drm_sysfs_connector_add(connector);
791
if (I915_HAS_HOTPLUG(dev))
792
connector->polled = DRM_CONNECTOR_POLL_HPD;
794
connector->polled = DRM_CONNECTOR_POLL_CONNECT;
797
* Configure the automatic hotplug detection stuff
799
crt->force_hotplug_required = 0;
801
dev_priv->hotplug_supported_mask |= CRT_HOTPLUG_INT_STATUS;
804
* TODO: find a proper way to discover whether we need to set the
805
* polarity reversal bit or not, instead of relying on the BIOS.
807
if (HAS_PCH_LPT(dev))
808
dev_priv->fdi_rx_polarity_reversed =
809
!!(I915_READ(_FDI_RXA_CTL) & FDI_RX_POLARITY_REVERSED_LPT);