← Back to branch summary

~ubuntu-branches/ubuntu/intrepid/xserver-xgl/intrepid

« back to all changes in this revision

Viewing changes to hw/kdrive/sis300/sis_reg.h

  • Committer: Bazaar Package Importer
  • Author(s): Matthew Garrett
  • Date: 2006-02-13 14:21:43 UTC
  • Revision ID: james.westby@ubuntu.com-20060213142143-mad6z9xzem7hzxz9
Tags: upstream-7.0.0
Import upstream version 7.0.0

Show diffs side-by-side

added added

removed removed

Lines of Context:
hw/kdrive/sis300/sis_reg.h
 
1
/**************************************************************************
 
2
 
 
3
Copyright 2000 Silicon Integrated Systems Corp, Inc., HsinChu, Taiwan.
 
4
Copyright 2003 Eric Anholt
 
5
All Rights Reserved.
 
6
 
 
7
Permission is hereby granted, free of charge, to any person obtaining a
 
8
copy of this software and associated documentation files (the
 
9
"Software"), to deal in the Software without restriction, including
 
10
without limitation the rights to use, copy, modify, merge, publish,
 
11
distribute, sub license, and/or sell copies of the Software, and to
 
12
permit persons to whom the Software is furnished to do so, subject to
 
13
the following conditions:
 
14
 
 
15
The above copyright notice and this permission notice (including the
 
16
next paragraph) shall be included in all copies or substantial portions
 
17
of the Software.
 
18
 
 
19
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 
20
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 
21
FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
 
22
ERIC ANHOLT OR SILICON INTEGRATED SYSTEMS CORP BE LIABLE FOR ANY CLAIM,
 
23
DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
 
24
OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
 
25
USE OR OTHER DEALINGS IN THE SOFTWARE.
 
26
 
 
27
**************************************************************************/
 
28
/* $XFree86: xc/lib/GL/mesa/src/drv/sis/sis_reg.h,v 1.3 2000/09/26 15:56:48 tsi Exp $ */
 
29
 
 
30
/*
 
31
 * Authors:
 
32
 *   Sung-Ching Lin <sclin@sis.com.tw>
 
33
 *   Eric Anholt <anholt@FreeBSD.org>
 
34
 */
 
35
 
 
36
#ifndef _sis_reg_h_
 
37
#define _sis_reg_h_
 
38
 
 
39
/*
 
40
 * Define All the Register Address of 6327
 
41
 */
 
42
 
 
43
#define REG_BLT_SRCBASE                 0x8200
 
44
#define REG_BLT_SRCPITCH                0x8204
 
45
#define REG_BLT_SRCXY                   0x8208
 
46
#define REG_BLT_DSTXY                   0x820c
 
47
#define REG_BLT_DSTBASE                 0x8210
 
48
#define REG_BLT_DSTRECT                 0x8214
 
49
#define REG_BLT_H_W                     0x8218
 
50
#define REG_BLT_PATFG                   0x821c
 
51
#define REG_BLT_PATBG                   0x8220
 
52
#define REG_BLT_SRCFG                   0x8224
 
53
#define REG_BLT_SRCBG                   0x8228
 
54
#define REG_BLT_MONOPAT0                0x822c
 
55
#define REG_BLT_MONOPAT1                0x8230
 
56
#define REG_BLT_CLIPLT                  0x8234
 
57
#define REG_BLT_CLIBRB                  0x8238
 
58
#define REG_BLT_CMD                     0x823c
 
59
#define REG_CommandQueue                0x8240
 
60
 
 
61
#define REG_3D_TSFSa                    0x8800
 
62
#define REG_3D_TSZa                     0x8804
 
63
#define REG_3D_TSXa                     0x8808
 
64
#define REG_3D_TSYa                     0x880C
 
65
#define REG_3D_TSARGBa                  0x8810
 
66
#define REG_3D_TSWGa                    0x8814
 
67
#define REG_3D_TSUAa                    0x8818
 
68
#define REG_3D_TSVAa                    0x881C
 
69
#define REG_3D_TSUBa                    0x8820
 
70
#define REG_3D_TSVBa                    0x8824
 
71
#define REG_3D_TSUCa                    0x8828
 
72
#define REG_3D_TSVCa                    0x882C
 
73
 
 
74
#define REG_3D_TSFSb                    0x8830
 
75
#define REG_3D_TSZb                     0x8834
 
76
#define REG_3D_TSXb                     0x8838
 
77
#define REG_3D_TSYb                     0x883C
 
78
#define REG_3D_TSARGBb                  0x8840
 
79
#define REG_3D_TSWGb                    0x8844
 
80
#define REG_3D_TSUAb                    0x8848
 
81
#define REG_3D_TSVAb                    0x884C
 
82
#define REG_3D_TSUBb                    0x8850
 
83
#define REG_3D_TSVBb                    0x8854
 
84
#define REG_3D_TSUCb                    0x8858
 
85
#define REG_3D_TSVCb                    0x885C
 
86
 
 
87
#define REG_3D_TSFSc                    0x8860
 
88
#define REG_3D_TSZc                     0x8864
 
89
#define REG_3D_TSXc                     0x8868
 
90
#define REG_3D_TSYc                     0x886C
 
91
#define REG_3D_TSARGBc                  0x8870
 
92
#define REG_3D_TSWGc                    0x8874
 
93
#define REG_3D_TSUAc                    0x8878
 
94
#define REG_3D_TSVAc                    0x887C
 
95
#define REG_3D_TSUBc                    0x8880
 
96
#define REG_3D_TSVBc                    0x8884
 
97
#define REG_3D_TSUCc                    0x8888
 
98
#define REG_3D_TSVCc                    0x888C
 
99
 
 
100
/*
 
101
 * REG_3D_AGPCmdSetting (89e4h-89f7)
 
102
 */
 
103
#define REG_3D_AGPCmBase                0x89E4
 
104
#define REG_3D_AGPRmDwNum               0x89E8
 
105
#define REG_3D_AGPTtDwNum               0x89EC
 
106
#define REG_3D_AGPCmFire                0x89F0
 
107
 
 
108
#define REG_3D_ParsingSet               0x89F4
 
109
#define REG_3D_PrimitiveSet             0x89F8
 
110
#define REG_3D_ShadeMode                0x89F8
 
111
#define REG_3D_EngineFire               0x89FC
 
112
#define REG_3D_EngineStatus             0x89FC
 
113
#define REG_3D_TEnable                  0x8A00
 
114
#define REG_3D_TEnable2                 0x8A04
 
115
 
 
116
#define REG_3D_ZSet                     0x8A08
 
117
#define REG_3D_ZBias                    0x8A0C
 
118
#define REG_3D_ZStWriteMask             0x8A10
 
119
 
 
120
#define REG_3D_ZAddress                 0x8A14
 
121
#define REG_3D_AlphaSet                 0x8A18
 
122
#define REG_3D_AlphaAddress             0x8A1C
 
123
#define REG_3D_DstSet                   0x8A20
 
124
#define REG_3D_DstAlphaWriteMask        0x8A24
 
125
 
 
126
#define REG_3D_DstAddress               0x8A28
 
127
 
 
128
#define REG_3D_LinePattern              0x8A2C
 
129
 
 
130
#define REG_3D_FogSet                   0x8A30
 
131
 
 
132
#define REG_3D_FogFarDistance           0x8A34
 
133
#define REG_3D_FogInverseDistance       0x8A38
 
134
#define REG_3D_FogFactorDensity         0x8A3C
 
135
 
 
136
#define REG_3D_StencilSet               0x8A44
 
137
#define REG_3D_StencilSet2              0x8A48
 
138
#define REG_3D_StencilAddress           0x8A4C
 
139
 
 
140
#define REG_3D_DstBlendMode             0x8A50
 
141
#define REG_3D_SrcBlendMode             0x8A50
 
142
#define REG_3D_ClipTopBottom            0x8A54
 
143
#define REG_3D_ClipLeftRight            0x8A58
 
144
 
 
145
#define REG_3D_Brightness               0x8A5C
 
146
 
 
147
#define REG_3D_BumpMapSet               0x8A68
 
148
#define REG_3D_BumpMapAddress           0x8A6C
 
149
#define REG_3D_BumpMapPitch             0x8A70
 
150
#define REG_3D_BumpMapMatrix0           0x8A74
 
151
#define REG_3D_BumpMapMatrix1           0x8A78
 
152
 
 
153
/*
 
154
 * Define the Texture Register Address of 6326
 
155
 */
 
156
#define REG_3D_TextureSet                     0x8A7C
 
157
#define REG_3D_TextureWidthHeight             0x8A7C
 
158
#define REG_3D_TextureMip                     0x8A80
 
159
 
 
160
#define REG_3D_TextureTransparencyColorHigh    0x8A84
 
161
#define REG_3D_TextureTransparencyColorLow     0x8A88
 
162
#define REG_3D_TextureBorderColor              0x8A8C
 
163
#define REG_3D_TextureAddress0                 0x8A90
 
164
#define REG_3D_TextureAddress1                 0x8A94
 
165
#define REG_3D_TextureAddress2                 0x8A98
 
166
#define REG_3D_TextureAddress3                 0x8A9C
 
167
#define REG_3D_TextureAddress4                 0x8AA0
 
168
#define REG_3D_TextureAddress5                 0x8AA4
 
169
#define REG_3D_TextureAddress6                 0x8AA8
 
170
#define REG_3D_TextureAddress7                 0x8AAC
 
171
#define REG_3D_TextureAddress8                 0x8AB0
 
172
#define REG_3D_TextureAddress9                 0x8AB4
 
173
#define REG_3D_TextureAddress10                0x8AB8
 
174
#define REG_3D_TextureAddress11                0x8ABC
 
175
#define REG_3D_TexturePitch0                   0x8AC0
 
176
#define REG_3D_TexturePitch1                   0x8AC0
 
177
#define REG_3D_TexturePitch2                   0x8AC4
 
178
#define REG_3D_TexturePitch3                   0x8AC4
 
179
#define REG_3D_TexturePitch4                   0x8AC8
 
180
#define REG_3D_TexturePitch5                   0x8AC8
 
181
#define REG_3D_TexturePitch6                   0x8ACC
 
182
#define REG_3D_TexturePitch7                   0x8ACC
 
183
#define REG_3D_TexturePitch8                   0x8AD0
 
184
#define REG_3D_TexturePitch9                   0x8AD0
 
185
#define REG_3D_TexturePitch10                  0x8AD4
 
186
 
 
187
#define REG_3D_Texture1Set                     0x8ADC
 
188
#define REG_3D_Texture1WidthHeight             0x8ADC
 
189
#define REG_3D_Texture1Mip                     0x8AE0
 
190
 
 
191
#define REG_3D_Texture1TransparencyColorHigh   0x8AE4
 
192
#define REG_3D_Texture1TransparencyColorLow    0x8AE8
 
193
#define REG_3D_Texture1BorderColor             0x8AEC
 
194
#define REG_3D_Texture1Address0                0x8AF0
 
195
#define REG_3D_Texture1Address1                0x8AF4
 
196
#define REG_3D_Texture1Address2                0x8AF8
 
197
#define REG_3D_Texture1Address3                0x8AFC
 
198
#define REG_3D_Texture1Address4                0x8B00
 
199
#define REG_3D_Texture1Address5                0x8B04
 
200
#define REG_3D_Texture1Address6                0x8B08
 
201
#define REG_3D_Texture1Address7                0x8B0C
 
202
#define REG_3D_Texture1Address8                0x8B10
 
203
#define REG_3D_Texture1Address9                0x8B14
 
204
#define REG_3D_Texture1Address10               0x8B18
 
205
#define REG_3D_Texture1Address11               0x8B1C
 
206
#define REG_3D_Texture1Pitch0                  0x8B20
 
207
#define REG_3D_Texture1Pitch1                  0x8B20
 
208
#define REG_3D_Texture1Pitch2                  0x8B24
 
209
#define REG_3D_Texture1Pitch3                  0x8B24
 
210
#define REG_3D_Texture1Pitch4                  0x8B28
 
211
#define REG_3D_Texture1Pitch5                  0x8B28
 
212
#define REG_3D_Texture1Pitch6                  0x8B2C
 
213
#define REG_3D_Texture1Pitch7                  0x8B2C
 
214
#define REG_3D_Texture1Pitch8                  0x8B30
 
215
#define REG_3D_Texture1Pitch9                  0x8B30
 
216
#define REG_3D_Texture1Pitch10                 0x8B34
 
217
 
 
218
#define REG_3D_TextureBlendFactor              0x8B3C
 
219
#define REG_3D_TextureColorBlendSet0           0x8B40
 
220
#define REG_3D_TextureColorBlendSet1           0x8B44
 
221
#define REG_3D_TextureAlphaBlendSet0           0x8B48
 
222
#define REG_3D_TextureAlphaBlendSet1           0x8B4C
 
223
/*
 
224
 * Define the End of Primitive List of 6326
 
225
 */
 
226
#define REG_3D_EndPrimitiveList                0X8B50
 
227
 
 
228
 
 
229
/*
 
230
 * Define the Stipple Register Address of 6326
 
231
 */
 
232
#define REG_3D_Stipple0                        0X8B60
 
233
 
 
234
#define REG_3D_TexturePalette                  0x8C00
 
235
 
 
236
/*
 
237
 * REG_BLT_CMD -- (8x823c-0x823f)
 
238
 */
 
239
#define BLT_CMD_BITBLT                          0x00000000
 
240
#define BLT_CMD_COLOREXP                        0x00000001
 
241
#define BLT_CMD_ENCOLOREXP                      0x00000002
 
242
#define BLT_CMD_MULTIPLE_SCANLINE               0x00000003
 
243
#define BLT_CMD_LINE                            0x00000004
 
244
#define BLT_CMD_TRAPAZOID_FILL                  0x00000005
 
245
#define BLT_CMD_TRANSPARENT_BITBLT              0x00000006
 
246
 
 
247
#define BLT_X_INC                               0x00010000
 
248
#define BLT_Y_INC                               0x00020000
 
249
 
 
250
#define BLT_SRC_VIDEO                           0x00000000
 
251
#define BLT_SRC_SYSTEM                          0x00000010
 
252
#define BLT_SRC_CPUBLITBUF                      BLT_SRC_SYSTEM
 
253
#define BLT_SRC_AGP                             0x00000020
 
254
 
 
255
#define BLT_PAT_FG                              0x00000000
 
256
#define BLT_PAT_PATREG                          0x00000040
 
257
#define BLT_PAT_MONO                            0x00000080
 
258
 
 
259
/* Clipping flags */
 
260
#define BLT_NOCLIP                              0x00000000
 
261
#define BLT_NOMERGECLIP                         0x04000000
 
262
#define BLT_CLIPENABLE                          0x00040000
 
263
#define BLT_CLIPWITHOUTMERGE                    0x04040000
 
264
 
 
265
/*
 
266
 * REG_CommandQueue -- (8240h-8243h)
 
267
 */
 
268
#define MASK_QueueLen                           0x0000ffff
 
269
#define SiS_EngIdle2d                           0x80000000
 
270
#define SiS_EngIdle                             0xe0000000
 
271
#define MASK_EngState                           0xf0000000
 
272
 
 
273
/*
 
274
 * REG_3D_ParsingSet -- Define Parsing Mask (89F4h-89F7h)
 
275
 */
 
276
#define MASK_VertexDWSize               0xF0000000
 
277
#define MASK_VertexDataFormat           0x0FFF0000
 
278
#define MASK_PsVertex_HAS_RHW           0x08000000
 
279
#define MASK_PsVertex_HAS_NORMALXYZ     0x04000000
 
280
#define MASK_PsVertex_HAS_DIFFUSE       0x02000000
 
281
#define MASK_PsVertex_HAS_SPECULAR      0x01000000
 
282
#define MASK_PsUVSet                    0x00FF0000
 
283
#define MASK_PsVertex_HAS_1SetUV        0x00800000
 
284
#define MASK_PsVertex_HAS_2SetUV        0x00C00000
 
285
#define MASK_PsVertex_HAS_3SetUV        0x00E00000
 
286
#define MASK_PsVertex_HAS_UVSet1        0x00800000
 
287
#define MASK_PsVertex_HAS_UVSet2        0x00400000
 
288
#define MASK_PsVertex_HAS_UVSet3        0x00200000
 
289
#define MASK_PsCullDirection_CCW        0x00008000
 
290
#define MASK_PsShadingMode              0x00007000
 
291
/* XXX Shading modes just a guess, but seem to work*/
 
292
#define MASK_PsShadingFlatA             0x00001000
 
293
#define MASK_PsShadingFlatB             0x00002000
 
294
#define MASK_PsShadingFlatC             0x00003000
 
295
#define MASK_PsShadingSmooth            0x00004000
 
296
#define MASK_PsTextureFrom              0x000003F0
 
297
#define MASK_PsTexture0FromA            0x00000000
 
298
#define MASK_PsTexture1FromA            0x00000000
 
299
#define MASK_PsTexture1FromB            0x00000040
 
300
#define MASK_PsBumpTextureFromA                 0x00000000
 
301
#define MASK_PsBumpTextureFromB                 0x00000010
 
302
#define MASK_PsBumpTextureFromC                 0x00000020
 
303
#define MASK_PsDataType                                 0x0000000F
 
304
#define MASK_PsPointList                                0x00000000
 
305
#define MASK_PsLineList                                 0x00000004
 
306
#define MASK_PsLineStrip                                0x00000005
 
307
#define MASK_PsTriangleList                             0x00000008
 
308
#define MASK_PsTriangleStrip                            0x00000009
 
309
#define MASK_PsTriangleFan                              0x0000000A
 
310
 
 
311
/*
 
312
 * REG_3D_PrimitiveSet -- Define Fire Primitive Mask (89F8h-89FBh)
 
313
 */
 
314
#define MASK_DrawPrimitiveCommand       0x00000007
 
315
#define MASK_SetFirePosition            0x00001F00
 
316
#define MASK_BumpTextureFrom            0x00030000
 
317
#define MASK_Texture1From               0x000C0000
 
318
#define MASK_Texture0From               0x00300000
 
319
#define MASK_ShadingMode                0x07000000
 
320
#define MASK_CullDirection              0x08000000
 
321
 
 
322
#define OP_3D_POINT_DRAW                0x00000000
 
323
#define OP_3D_LINE_DRAW                 0x00000001
 
324
#define OP_3D_TRIANGLE_DRAW             0x00000002
 
325
 
 
326
#define OP_3D_DIRECTION_RIGHT           0x00000000
 
327
#define OP_3D_DIRECTION_LEFT            0x00000100
 
328
#define OP_3D_DIRECTION_HORIZONTAL      0x00000000
 
329
#define OP_3D_DIRECTION_VERTICAL        0x00000100
 
330
 
 
331
#define OP_3D_FIRE_TFIRE                0x00000000
 
332
#define OP_3D_FIRE_TSARGBa              0x00000100
 
333
#define OP_3D_FIRE_TSWa                 0x00000200
 
334
#define OP_3D_FIRE_TSVAa                0x00000300
 
335
#define OP_3D_FIRE_TSVBa                0x00000400
 
336
#define OP_3D_FIRE_TSVCa                0x00000500
 
337
 
 
338
#define OP_3D_FIRE_TSARGBb              0x00000900
 
339
#define OP_3D_FIRE_TSWb                 0x00000a00
 
340
#define OP_3D_FIRE_TSVAb                0x00000b00
 
341
#define OP_3D_FIRE_TSVBb                0x00000c00
 
342
#define OP_3D_FIRE_TSVCb                0x00000d00
 
343
 
 
344
#define OP_3D_FIRE_TSARGBc              0x00001100
 
345
#define OP_3D_FIRE_TSWc                 0x00001200
 
346
#define OP_3D_FIRE_TSVAc                0x00001300
 
347
#define OP_3D_FIRE_TSVBc                0x00001400
 
348
#define OP_3D_FIRE_TSVCc                0x00001500
 
349
 
 
350
#define OP_3D_Texture0FromA             0x00000000
 
351
#define OP_3D_Texture0FromB             0x00100000
 
352
#define OP_3D_Texture0FromC             0x00200000
 
353
#define OP_3D_Texture1FromA             0x00000000
 
354
#define OP_3D_Texture1FromB             0x00040000
 
355
#define OP_3D_Texture1FromC             0x00080000
 
356
#define OP_3D_TextureBumpFromA          0x00000000
 
357
#define OP_3D_TextureBumpFromB          0x00010000
 
358
#define OP_3D_TextureBumpFromC          0x00020000
 
359
 
 
360
#define OP_3D_CullDirection_CCW         0x08000000
 
361
 
 
362
#define SHADE_FLAT_VertexA              0x01000000
 
363
#define SHADE_FLAT_VertexB              0x02000000
 
364
#define SHADE_FLAT_VertexC              0x03000000
 
365
#define SHADE_GOURAUD                   0x04000000
 
366
 
 
367
/*
 
368
 *           Define Command Queue Length Mask (89FCh-89FF)
 
369
 */
 
370
#define MASK_CmdQueueLen                0x0FFF0000
 
371
 
 
372
/*
 
373
 * REG_3D_TEnable -- Define Capility Enable Mask (8A00h-8A03h)
 
374
 */
 
375
#define MASK_DitherEnable               0x00000001
 
376
#define MASK_BlendEnable                0x00000002
 
377
#define MASK_FogTestEnable              0x00000004
 
378
#define MASK_FogEnable                  0x00000008
 
379
#define MASK_SpecularEnable             0x00000010
 
380
#define MASK_FogPerspectiveEnable      0x00000020
 
381
#define MASK_TextureCacheClear          0x00000040
 
382
#define MASK_TextureCacheEnable         0x00000080
 
383
#define MASK_BumpMapEnable              0x00000100
 
384
#define MASK_TexturePerspectiveEnable   0x00000200
 
385
#define MASK_TextureEnable              0x00000400
 
386
#define MASK_CullEnable                 0x00000800
 
387
#define MASK_TextureNumUsed             0x0000F000
 
388
#define MASK_AlphaBufferEnable          0x00010000
 
389
#define MASK_AlphaTestEnable            0x00020000
 
390
#define MASK_AlphaWriteEnable           0x00040000
 
391
#define MASK_ZTestEnable                0x00080000
 
392
#define MASK_ZWriteEnable               0x00100000
 
393
#define MASK_StencilBufferEnable        0x00200000
 
394
#define MASK_StencilTestEnable          0x00400000
 
395
#define MASK_StencilWriteEnable         0x00800000
 
396
#define MASK_Texture0TransparencyEnable 0x01000000
 
397
#define MASK_Texture1TransparencyEnable 0x02000000
 
398
#define MASK_TextureAWrapUCorrection    0x04000000
 
399
#define MASK_TextureAWrapVCorrection    0x08000000
 
400
#define MASK_TextureBWrapUCorrection    0x10000000
 
401
#define MASK_TextureBWrapVCorrection    0x20000000
 
402
#define MASK_TextureCWrapUCorrection    0x40000000
 
403
#define MASK_TextureCWrapVCorrection    0x80000000
 
404
 
 
405
/*
 
406
 * REG_3D_TEnable2 -- Define Capility Enable Mask2 (8A04h-8A07h)
 
407
 */
 
408
#define MASK_Texture0BlockTextureEnable 0x00000001
 
409
#define MASK_Texture1BlockTextureEnable 0x00000002
 
410
#define MASK_Texture0AnisotropicEnable  0x00000010
 
411
#define MASK_Texture1AnisotropicEnable  0x00000020
 
412
#define MASK_TextureMipmapBiasEnable    0x00000040
 
413
#define MASK_LinePatternEnable          0x00000100
 
414
#define MASK_StippleAlphaEnable         0x00000200
 
415
#define MASK_StippleEnable              0x00000400
 
416
#define MASK_AntiAliasEnable            0x00000800
 
417
#define MASK_ZMaskWriteEnable           0x00001000
 
418
#define MASK_StencilMaskWriteEnable     0x00002000
 
419
#define MASK_AlphaMaskWriteEnable       0x00004000
 
420
#define MASK_ColorMaskWriteEnable       0x00008000
 
421
#define MASK_ZCacheClear                0x00010000
 
422
#define MASK_ZCacheEnable               0x00020000
 
423
#define MASK_StencilCacheClear          0x00040000
 
424
#define MASK_StencilCacheEnable         0x00080000
 
425
#define MASK_AlphaCacheClear            0x00100000
 
426
#define MASK_AlphaCacheEnable           0x00200000
 
427
#define MASK_ColorCacheClear            0x00400000
 
428
#define MASK_ColorCacheEnable           0x00800000
 
429
 
 
430
/*
 
431
 * REG_3D_ZSet -- Define Z Buffer Setting Mask (8A08h-8A0Bh)
 
432
 */
 
433
#define MASK_ZBufferPitch               0x00000FFF
 
434
#define MASK_ZTestMode                  0x00070000
 
435
#define MASK_ZBufferInSystem            0x00080000
 
436
#define MASK_ZBufferFormat              0x01F00000
 
437
 
 
438
#define SiS_Z_COMP_NEVER                0x00000000
 
439
#define SiS_Z_COMP_S_LT_B               0x00010000
 
440
#define SiS_Z_COMP_S_EQ_B               0x00020000
 
441
#define SiS_Z_COMP_S_LE_B               0x00030000
 
442
#define SiS_Z_COMP_S_GT_B               0x00040000
 
443
#define SiS_Z_COMP_S_NE_B               0x00050000
 
444
#define SiS_Z_COMP_S_GE_B               0x00060000
 
445
#define SiS_Z_COMP_ALWAYS               0x00070000
 
446
 
 
447
#define SiS_ZFORMAT_Z16                 0x00000000
 
448
#define SiS_ZFORMAT_Z16_INT             0x00100000
 
449
#define SiS_ZFORMAT_S1Z15               0x00400000
 
450
#define SiS_ZFORMAT_S1Z15_INT           0x00500000
 
451
#define SiS_ZFORMAT_Z32                 0x00800000
 
452
#define SiS_ZFORMAT_S1Z31               0x00C00000
 
453
#define SiS_ZFORMAT_S2Z30               0x00D00000
 
454
#define SiS_ZFORMAT_S4Z28               0x00E00000
 
455
#define SiS_ZFORMAT_S8Z24               0x00F00000
 
456
#define SiS_ZFORMAT_FZ30                0x01800000
 
457
#define SiS_ZFORMAT_FS1Z30              0x01C00000
 
458
#define SiS_ZFORMAT_FS2Z30              0x01D00000
 
459
 
 
460
/*
 
461
 * REG_3D_ZBias -- Define Z Buffer Setting Mask (8A0Ch-8A0Fh)
 
462
 */
 
463
#define MASK_ZBias                      0xFFFFFFFF
 
464
 
 
465
/*
 
466
 * REG_3D_ZStWriteMask -- Define Z and Stencil Buffer Mask (8A10h-8A13h)
 
467
 */
 
468
#define MASK_ZWriteMask                 0x00FFFFFF
 
469
 
 
470
/*
 
471
 * REG_3D_ZAddress -- Define Z Buffer Base Address(8A14h-8A17h)
 
472
 */
 
473
#define MASK_ZAddress                   0xFFFFFFFF
 
474
 
 
475
/*
 
476
 * REG_3D_AlphaSet -- Define Alpha Buffer Setting Mask (8A18h-8A1Bh)
 
477
 */
 
478
#define MASK_AlphaBufferPitch           0x000003FF
 
479
#define MASK_AlphaRefValue              0x00FF0000
 
480
#define MASK_AlphaTestMode              0x07000000
 
481
#define MASK_AlphaBufferInSystem        0x08000000
 
482
#define MASK_AlphaBufferFormat          0x30000000
 
483
 
 
484
#define SiS_ALPHA_NEVER                 0x00000000
 
485
#define SiS_ALPHA_LESS                  0x01000000
 
486
#define SiS_ALPHA_EQUAL                 0x02000000
 
487
#define SiS_ALPHA_LEQUAL                0x03000000
 
488
#define SiS_ALPHA_GREATER               0x04000000
 
489
#define SiS_ALPHA_NOTEQUAL              0x05000000
 
490
#define SiS_ALPHA_GEQUAL                0x06000000
 
491
#define SiS_ALPHA_ALWAYS                0x07000000
 
492
 
 
493
/*
 
494
 * REG_3D_AlphaAddress -- Define Alpha Buffer Base Address(8A1Ch-8A1Fh)
 
495
 */
 
496
#define MASK_AlphaAddress               0xFFFFFFFF
 
497
 
 
498
/*
 
499
 * REG_3D_DstSet -- Define Destination Buffer Setting Mask (8A20h-8A23h)
 
500
 */
 
501
#define MASK_DstBufferPitch             0x00000FFF
 
502
#define MASK_DstBufferFormat            0x000F0000
 
503
#define MASK_DstBufferBitDepth          0x00300000
 
504
#define MASK_DstBufferRgbOrder          0x00400000
 
505
#define MASK_DstBufferInSystem          0x00800000
 
506
#define MASK_Dst7BitFormat              0x007F0000
 
507
#define MASK_ROP2                       0x0F000000
 
508
 
 
509
#define DST_FORMAT_RGB_555              0x00100000
 
510
#define DST_FORMAT_RGB_565              0x00110000
 
511
#define DST_FORMAT_ARGB_1555            0x00120000
 
512
#define DST_FORMAT_ARGB_4444            0x00130000
 
513
#define DST_FORMAT_ARGB_1888            0x00300000
 
514
#define DST_FORMAT_ARGB_2888            0x00310000
 
515
#define DST_FORMAT_ARGB_4888            0x00320000
 
516
#define DST_FORMAT_ARGB_8888            0x00330000
 
517
#define DST_FORMAT_ARGB_0888            0x00340000
 
518
 
 
519
#define DST_FORMAT_BGR_555              0x00500000
 
520
#define DST_FORMAT_BGR_565              0x00510000
 
521
#define DST_FORMAT_ABGR_1555            0x00520000
 
522
#define DST_FORMAT_ABGR_4444            0x00530000
 
523
#define DST_FORMAT_ABGR_1888            0x00700000
 
524
#define DST_FORMAT_ABGR_2888            0x00710000
 
525
#define DST_FORMAT_ABGR_4888            0x00720000
 
526
#define DST_FORMAT_ABGR_8888            0x00730000
 
527
#define DST_FORMAT_ABGR_0888            0x00740000
 
528
 
 
529
#define LOP_CLEAR                       0x00000000
 
530
#define LOP_NOR                         0x01000000
 
531
#define LOP_AND_INVERTED                0x02000000
 
532
#define LOP_COPY_INVERTED               0x03000000
 
533
#define LOP_AND_REVERSE                 0x04000000
 
534
#define LOP_INVERT                      0x05000000
 
535
#define LOP_XOR                         0x06000000
 
536
#define LOP_NAND                        0x07000000
 
537
#define LOP_AND                         0x08000000
 
538
#define LOP_EQUIV                       0x09000000
 
539
#define LOP_NOOP                        0x0a000000
 
540
#define LOP_OR_INVERTED                 0x0b000000
 
541
#define LOP_COPY                        0x0c000000
 
542
#define LOP_OR_REVERSE                  0x0d000000
 
543
#define LOP_OR                          0x0e000000
 
544
#define LOP_SET                         0x0f000000
 
545
 
 
546
/*
 
547
 * REG_3D_DstAlphaWriteMask -- Define Destination/Alpha  Buffer Write Mask (8A24h-8A27h)
 
548
 */
 
549
#define MASK_ColorWriteMask             0x00FFFFFF
 
550
#define MASK_AlphaWriteMask             0xFF000000
 
551
 
 
552
/*
 
553
 * REG_3D_DstAddress -- Define Destination Buffer Base Address(8A1Ch-8A1Fh)
 
554
 */
 
555
#define MASK_DstAddress                 0xFFFFFFFF
 
556
 
 
557
/*
 
558
 * REG_3D_LinePattern -- Define Line Pattern (8A2Ch-8A2Fh)
 
559
 */
 
560
#define MASK_LinePatternRepeatFactor    0x00007FFF
 
561
#define MASK_LinePatternLastPixelFlag   0x00008000
 
562
#define MASK_LinePattern                0xFFFF0000
 
563
 
 
564
/*
 
565
 * REG_3D_FogSet -- Define Fog Mask (8A30h-8A33h)
 
566
 */
 
567
#define MASK_FogColor                   0x00FFFFFF
 
568
#define MASK_FogMode                    0x07000000
 
569
#define MASK_FogZLookup                 0x08000000
 
570
 
 
571
#define FOGMODE_CHEAP                   0x04000000
 
572
#define FOGMODE_LINEAR                  0x05000000
 
573
#define FOGMODE_EXP                     0x06000000
 
574
#define FOGMODE_EXP2                    0x07000000
 
575
 
 
576
/*
 
577
 * REG_3D_FogStartEnd -- Define Fog Start End Setting   (0x8A34 - 0x8A37)
 
578
 */
 
579
#define MASK_FogFarDistance             0x0007FFFF
 
580
 
 
581
/*
 
582
 * REG_3D_FogStartEnd -- Define Fog End Setting         (0x8A38 - 0x8A3B)
 
583
 */
 
584
#define MASK_FogInvFarDistance          0x0007FFFF
 
585
 
 
586
/*
 
587
 * REG_3D_FogFactorDensity              (0x8A3C - 0x8A3F)
 
588
 */
 
589
#define MASK_FogDensity                 0x0003FFFF
 
590
#define MASK_FogFactor                  0xFF000000
 
591
 
 
592
/*
 
593
 * REG_3D_StencilSet -- Define stencil test (8A44h-8A47h)
 
594
 */
 
595
#define MASK_StencilValueMask           0x000000ff
 
596
#define MASK_StencilRefMask             0x0000ff00
 
597
#define MASK_StencilTestMode            0x07000000
 
598
#define MASK_StencilBufferInSystem      0x08000000
 
599
#define MASK_StencilFormat              0x30000000
 
600
 
 
601
#define SiS_STENCIL_NEVER               0x00000000
 
602
#define SiS_STENCIL_LESS                0x01000000
 
603
#define SiS_STENCIL_EQUAL               0x02000000
 
604
#define SiS_STENCIL_LEQUAL              0x03000000
 
605
#define SiS_STENCIL_GREATER             0x04000000
 
606
#define SiS_STENCIL_NOTEQUAL            0x05000000
 
607
#define SiS_STENCIL_GEQUAL              0x06000000
 
608
#define SiS_STENCIL_ALWAYS              0x07000000
 
609
 
 
610
#define STENCIL_FORMAT_1                0x00000000
 
611
#define STENCIL_FORMAT_2                0x10000000
 
612
#define STENCIL_FORMAT_4                0x20000000
 
613
#define STENCIL_FORMAT_8                0x30000000
 
614
 
 
615
/*
 
616
 * REG_3D_StencilSet2 -- Define stencil test (8A4h-8A47h)
 
617
 */
 
618
#define MASK_StencilBufferPitch         0x00000FFF
 
619
#define MASK_StencilZPassOp             0x00007000
 
620
#define MASK_StencilZFailOp             0x00070000
 
621
#define MASK_StencilFailOp              0x00700000
 
622
#define MASK_StencilWriteMask           0xFF000000
 
623
 
 
624
#define SiS_SFAIL_KEEP                  0x00000000
 
625
#define SiS_SFAIL_ZERO                  0x00100000
 
626
#define SiS_SFAIL_REPLACE               0x00200000
 
627
#define SiS_SFAIL_INVERT                0x00500000
 
628
#define SiS_SFAIL_INCR                  0x00600000
 
629
#define SiS_SFAIL_DECR                  0x00700000
 
630
 
 
631
#define SiS_SPASS_ZFAIL_KEEP            0x00000000
 
632
#define SiS_SPASS_ZFAIL_ZERO            0x00010000
 
633
#define SiS_SPASS_ZFAIL_REPLACE         0x00020000
 
634
#define SiS_SPASS_ZFAIL_INVERT          0x00050000
 
635
#define SiS_SPASS_ZFAIL_INCR            0x00060000
 
636
#define SiS_SPASS_ZFAIL_DECR            0x00070000
 
637
 
 
638
#define SiS_SPASS_ZPASS_KEEP            0x00000000
 
639
#define SiS_SPASS_ZPASS_ZERO            0x00001000
 
640
#define SiS_SPASS_ZPASS_REPLACE         0x00002000
 
641
#define SiS_SPASS_ZPASS_INVERT          0x00005000
 
642
#define SiS_SPASS_ZPASS_INCR            0x00006000
 
643
#define SiS_SPASS_ZPASS_DECR            0x00007000
 
644
 
 
645
/*
 
646
 * REG_3D_DstBlendMode                  (0x8A50 - 0x8A53)
 
647
 */
 
648
#define MASK_SrcBlendMode               0x0000000F
 
649
#define MASK_DstBlendMode               0x000000F0
 
650
 
 
651
#define SiS_D_ZERO                      0x00000000
 
652
#define SiS_D_ONE                       0x00000010
 
653
#define SiS_D_SRC_COLOR                 0x00000020
 
654
#define SiS_D_ONE_MINUS_SRC_COLOR       0x00000030
 
655
#define SiS_D_SRC_ALPHA                 0x00000040
 
656
#define SiS_D_ONE_MINUS_SRC_ALPHA       0x00000050
 
657
#define SiS_D_DST_ALPHA                 0x00000060
 
658
#define SiS_D_ONE_MINUS_DST_ALPHA       0x00000070
 
659
#define SiS_D_DST_COLOR                 0x00000080
 
660
#define SiS_D_ONE_MINUS_DST_COLOR       0x00000090
 
661
#define SiS_D_SRC_ALPHA_SAT             0x000000a0
 
662
 
 
663
#define SiS_S_ZERO                      0x00000000
 
664
#define SiS_S_ONE                       0x00000001
 
665
#define SiS_S_SRC_COLOR                 0x00000002
 
666
#define SiS_S_ONE_MINUS_SRC_COLOR       0x00000003
 
667
#define SiS_S_SRC_ALPHA                 0x00000004
 
668
#define SiS_S_ONE_MINUS_SRC_ALPHA       0x00000005
 
669
#define SiS_S_DST_ALPHA                 0x00000006
 
670
#define SiS_S_ONE_MINUS_DST_ALPHA       0x00000007
 
671
#define SiS_S_DST_COLOR                 0x00000008
 
672
#define SiS_S_ONE_MINUS_DST_COLOR       0x00000009
 
673
#define SiS_S_SRC_ALPHA_SATURATE        0x0000000a
 
674
#define SiS_S_BOTH_SRC_ALPHA            0x0000000b
 
675
#define SiS_S_BOTH_ONE_MINUS_SRC_ALPHA  0x0000000c
 
676
 
 
677
/*
 
678
 * REG_3D_DstBlendMode                  (0x8A54 - 0x8A57)
 
679
 */
 
680
#define MASK_BottomClip                 0x00001FFF
 
681
#define MASK_TopClip                    0x03FFE000
 
682
 
 
683
/*
 
684
 * REG_3D_DstBlendMode                  (0x8A58 - 0x8A5B)
 
685
 */
 
686
#define MASK_RightClip                  0x00001FFF
 
687
#define MASK_LeftClip                   0x03FFE000
 
688
 
 
689
/* 
 
690
 * REG_3D_TextureSet                    (0x8A7C - 0x8A7F)
 
691
 * REG_3D_Texture1Set                   (0x8ADC - 0x8ADF)
 
692
 */
 
693
#define MASK_TextureHeight              0x0000000F
 
694
#define MASK_TextureWidth               0x000000F0
 
695
#define MASK_TextureLevel               0x00000F00
 
696
#define MASK_TextureSignYUVFormat       0x00001000
 
697
#define MASK_TextureMappingMode         0x00FF0000
 
698
#define MASK_TextureWrapU               0x00010000
 
699
#define MASK_TextureWrapV               0x00020000
 
700
#define MASK_TextureMirrorU             0x00040000
 
701
#define MASK_TextureMirrorV             0x00080000
 
702
#define MASK_TextureClampU              0x00100000
 
703
#define MASK_TextureClampV              0x00200000
 
704
#define MASK_TextureBorderU             0x00400000
 
705
#define MASK_TextureBorderV             0x00800000
 
706
#define MASK_TextureFormat              0xFF000000
 
707
#define MASK_TextureBitDepth            0x70000000
 
708
#define MASK_TextureRgbOrder            0x80000000
 
709
 
 
710
#define TEXEL_INDEX1                    0x00000000
 
711
#define TEXEL_INDEX2                    0x01000000
 
712
#define TEXEL_INDEX4                    0x02000000
 
713
#define TEXEL_INDEX8                    0x03000000
 
714
 
 
715
#define TEXEL_INDEX1WithAlpha           0x04000000
 
716
#define TEXEL_INDEX2WithAlpha           0x05000000
 
717
#define TEXEL_INDEX4WithAlpha           0x06000000
 
718
#define TEXEL_INDEX8WithAlpha           0x07000000
 
719
 
 
720
#define TEXEL_I1                        0x10000000
 
721
#define TEXEL_I2                        0x11000000
 
722
#define TEXEL_I4                        0x12000000
 
723
#define TEXEL_I8                        0x13000000
 
724
 
 
725
#define TEXEL_DXT1                      0x19000000
 
726
#define TEXEL_DXT2                      0x1A000000
 
727
#define TEXEL_DXT3                      0x1B000000
 
728
 
 
729
#define TEXEL_YUV422                    0x20000000
 
730
#define TEXEL_YVU422                    0x21000000
 
731
#define TEXEL_UVY422                    0x22000000
 
732
#define TEXEL_VUY422                    0x23000000
 
733
#define TEXEL_YUV411                    0x24000000
 
734
 
 
735
#define TEXEL_L1                        0x30000000
 
736
#define TEXEL_L2                        0x31000000
 
737
#define TEXEL_L4                        0x32000000
 
738
#define TEXEL_L8                        0x33000000
 
739
 
 
740
#define TEXEL_AL11                      0x34000000
 
741
#define TEXEL_AL44                      0x35000000
 
742
#define TEXEL_AL26                      0x37000000
 
743
#define TEXEL_AL88                      0x38000000
 
744
 
 
745
#define TEXEL_A1                        0x40000000
 
746
#define TEXEL_A2                        0x41000000
 
747
#define TEXEL_A4                        0x42000000
 
748
#define TEXEL_A8                        0x43000000
 
749
 
 
750
#define TEXEL_RGB_332_8                 0x50000000
 
751
#define TEXEL_RGB_233_8                 0x51000000
 
752
#define TEXEL_RGB_232_8                 0x52000000
 
753
#define TEXEL_ARGB_1232_8               0x53000000
 
754
#define TEXEL_ARGB_2222_8               0x54000000
 
755
 
 
756
#define TEXEL_RGB_555_16                0x60000000
 
757
#define TEXEL_RGB_565_16                0x61000000
 
758
#define TEXEL_ARGB_1555_16              0x62000000
 
759
#define TEXEL_ARGB_4444_16              0x63000000
 
760
 
 
761
#define TEXEL_ARGB_1888_32              0x70000000
 
762
#define TEXEL_ARGB_2888_32              0x71000000
 
763
#define TEXEL_ARGB_4888_32              0x72000000
 
764
#define TEXEL_ARGB_8888_32              0x73000000
 
765
#define TEXEL_ARGB_0888_32              0x74000000
 
766
 
 
767
#define TEXEL_BGR_332_8                 0xD0000000
 
768
#define TEXEL_BGR_233_8                 0xD1000000
 
769
#define TEXEL_BGR_232_8                 0xD2000000
 
770
#define TEXEL_ABGR_1232_8               0xD3000000
 
771
#define TEXEL_ABGR_2222_8               0xD4000000
 
772
 
 
773
#define TEXEL_BGR_555_16                0xE0000000
 
774
#define TEXEL_BGR_565_16                0xE1000000
 
775
#define TEXEL_ABGR_1555_16              0xE2000000
 
776
#define TEXEL_ABGR_4444_16              0xE3000000
 
777
 
 
778
#define TEXEL_ABGR_1888_32              0xF0000000
 
779
#define TEXEL_ABGR_2888_32              0xF1000000
 
780
#define TEXEL_ABGR_4888_32              0xF2000000
 
781
#define TEXEL_ABGR_8888_32              0xF3000000
 
782
#define TEXEL_ABGR_0888_32              0xF4000000
 
783
 
 
784
#define TEXEL_VU88                      0x00000000
 
785
#define TEXEL_LVU655                    0x00800000
 
786
#define TEXEL_LVU888                    0x01000000
 
787
#define TEXEL_UV88                      0x02000000
 
788
#define TEXEL_LUV655                    0x02800000
 
789
#define TEXEL_LUV888                    0x03000000
 
790
 
 
791
/* 
 
792
 * REG_3D_TextureMip                    (0x8A80 - 0x8A83)
 
793
 * REG_3D_Texture1Mip                   (0x8AE0 - 0x8AE3)
 
794
 */
 
795
#define MASK_TextureAnisotropyRatio     0x0000000F
 
796
#define MASK_TextureMipmapLodBias       0x00003FF0
 
797
#define MASK_TextureFilterMin           0x0001C000
 
798
#define MASK_TextureFilterMag           0x00020000
 
799
#define MASK_TextureFilter              0x0003C000
 
800
#define MASK_TextureLevelInSystem       0x3FFC0000
 
801
#define MASK_TextureLevel0InSystem      0x00040000
 
802
#define MASK_TextureBlockLength         0xF0000000
 
803
 
 
804
#define TEXTURE_FILTER_NEAREST                  0x00000000
 
805
#define TEXTURE_FILTER_LINEAR                   0x00004000
 
806
#define TEXTURE_FILTER_NEAREST_MIP_NEAREST      0x00008000
 
807
#define TEXTURE_FILTER_NEAREST_MIP_LINEAR       0x00010000
 
808
#define TEXTURE_FILTER_LINEAR_MIP_NEAREST       0x0000c000
 
809
#define TEXTURE_FILTER_LINEAR_MIP_LINEAR        0x00014000
 
810
 
 
811
/* 
 
812
 * REG_3D_TextureTransparencyColorHigh  (0x8A84 - 0x8A87)
 
813
 * REG_3D_Texture1TransparencyColorHigh (0x8AE4 - 0x8AE7)
 
814
 */
 
815
#define MASK_TextureTransparencyColorHighB      0x000000FF
 
816
#define MASK_TextureTransparencyColorHighG      0x0000FF00
 
817
#define MASK_TextureTransparencyColorHighR      0x00FF0000
 
818
#define MASK_TextureAlphaTransparencyMode       0x08000000
 
819
 
 
820
/* 
 
821
 * REG_3D_TextureTransparencyColorLow   (0x8A88 - 0x8A8B)
 
822
 * REG_3D_Texture1TransparencyColorLow  (0x8AE8 - 0x8AEB)
 
823
 */
 
824
#define MASK_TextureTransparencyColorLowB       0x000000FF
 
825
#define MASK_TextureTransparencyColorLowG       0x0000FF00
 
826
#define MASK_TextureTransparencyColorLowR       0x00FF0000
 
827
#define MASK_TextureBlockHeight                 0x07000000
 
828
#define MASK_TextureBlockWidth                  0x70000000
 
829
 
 
830
/* 
 
831
 * REG_3D_TextureTransparencyColorLow   (0x8A8C - 0x8A8F)
 
832
 * REG_3D_Texture1TransparencyColorLow  (0x8AEC - 0x8AEF)
 
833
 */
 
834
#define MASK_TextureBorderColorB       0x000000FF
 
835
#define MASK_TextureBorderColorG       0x0000FF00
 
836
#define MASK_TextureBorderColorR       0x00FF0000
 
837
#define MASK_TextureBorderColorA       0xFF000000
 
838
 
 
839
/*
 
840
 * REG_3D_TexturePitch0-10              (0x8AC0 - 0x8AD7)
 
841
 * REG_3D_Texture1Pitch0-10             (0x8B20 - 0x8B37)
 
842
 */
 
843
#define MASK_TexturePitchOdd            0x000003FF
 
844
#define MASK_TexturePitchEven           0x03FF0000
 
845
#define SHIFT_TexturePitchEven          16
 
846
 
 
847
/*
 
848
 * REG_3D_TextureColorBlendSet0         (0x8B40 - 0x8B43)
 
849
 * REG_3D_TextureColorBlendSet1         (0x8B44 - 0x8B46)
 
850
 * REG_3D_TextureAlphaBlendSet0         (0x8B40 - 0x8B43)
 
851
 * REG_3D_TextureAlphaBlendSet1         (0x8B44 - 0x8B46)
 
852
 */
 
853
#define STAGE0_C_CF                     0xa1485000
 
854
#define STAGE0_C_CS                     0xc1485000
 
855
#define STAGE0_C_CFCS                   0xa1705000
 
856
#define STAGE0_C_CFOMAS_CSAS            0xc534c001
 
857
#define STAGE0_C_CFOMCS_CCCS            0x4530c001
 
858
 
 
859
#define STAGE0_A_AF                     0x63230000
 
860
#define STAGE0_A_AS                     0xc3230000
 
861
#define STAGE0_A_AFAS                   0x63c30000
 
862
#define STAGE0_A_AFOMAS_ACAS            0x46c60001
 
863
 
 
864
#define STAGE1_C_CF                     0xa1485000
 
865
#define STAGE1_C_CS                     0xe1485000
 
866
#define STAGE1_C_CFCS                   0xa1785000
 
867
#define STAGE1_C_CFOMAS_CSAS            0xe5394001
 
868
#define STAGE1_C_CFOMCS_CCCS            0x45394001
 
869
 
 
870
#define STAGE1_A_AF                     0xa3230000
 
871
#define STAGE1_A_AS                     0xe3230000
 
872
#define STAGE1_A_AFAS                   0xa3e30000
 
873
#define STAGE1_A_AFOMAS_ACAS            0x4aea0001
 
874
 
 
875
/* What registers are these associated with? */
 
876
#define MASK_BMMemoryInSystem           0x00000080
 
877
#define MASK_BMHeight                   0x00000F00
 
878
#define MASK_BMWidth                    0x0000F000
 
879
#define MASK_BMFilter                   0x00010000
 
880
#define MASK_BMMappingMode              0x007E0000
 
881
#define MASK_BMFormat                   0x07800000
 
882
#define MASK_BMTxBumpmap                0x08000000
 
883
 
 
884
#define MASK_BMAddress                  0xFFFFFFFC
 
885
 
 
886
#define MASK_BMOffset                   0xFF800000
 
887
#define MASK_BMScale                    0x007FE000
 
888
#define MASK_BMPitch                    0x00001FFF
 
889
 
 
890
#define MASK_BMMatrix00                 0x000007FF
 
891
#define MASK_BMMatrix01                 0x07FF0000
 
892
#define MASK_BMMatrix10                 0x000007FF
 
893
#define MASK_BMMatrix11                 0x07FF0000
 
894
 
 
895
#define MASK_TextureRealInSystem        0x00000001
 
896
#define MASK_TextureDowngrade           0x00000002
 
897
 
 
898
#define ALPHA_BUFFER_FORMAT_1           0x00000000
 
899
#define ALPHA_BUFFER_FORMAT_2           0x10000000
 
900
#define ALPHA_BUFFER_FORMAT_4           0x20000000
 
901
#define ALPHA_BUFFER_FORMAT_8           0x30000000
 
902
 
 
903
#endif