2
* Copyright (c) 2002 Brian Foley
3
* Copyright (c) 2002 Dieter Shirley
4
* Copyright (c) 2003-2004 Romain Dolbeau <romain@dolbeau.org>
6
* This library is free software; you can redistribute it and/or
7
* modify it under the terms of the GNU Lesser General Public
8
* License as published by the Free Software Foundation; either
9
* version 2 of the License, or (at your option) any later version.
11
* This library is distributed in the hope that it will be useful,
12
* but WITHOUT ANY WARRANTY; without even the implied warranty of
13
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14
* Lesser General Public License for more details.
16
* You should have received a copy of the GNU Lesser General Public
17
* License along with this library; if not, write to the Free Software
18
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
21
#include "../dsputil.h"
23
#include "dsputil_ppc.h"
26
#include "dsputil_altivec.h"
29
extern void fdct_altivec(int16_t *block);
30
extern void idct_put_altivec(uint8_t *dest, int line_size, int16_t *block);
31
extern void idct_add_altivec(uint8_t *dest, int line_size, int16_t *block);
33
extern void ff_snow_horizontal_compose97i_altivec(DWTELEM *b, int width);
34
extern void ff_snow_vertical_compose97i_altivec(DWTELEM *b0, DWTELEM *b1,
35
DWTELEM *b2, DWTELEM *b3,
36
DWTELEM *b4, DWTELEM *b5,
38
extern void ff_snow_inner_add_yblock_altivec(uint8_t *obmc, const int obmc_stride,
39
uint8_t * * block, int b_w, int b_h,
40
int src_x, int src_y, int src_stride,
41
slice_buffer * sb, int add,
57
#ifdef POWERPC_PERFORMANCE_REPORT
58
unsigned long long perfdata[POWERPC_NUM_PMC_ENABLED][powerpc_perf_total][powerpc_data_total];
59
/* list below must match enum in dsputil_ppc.h */
60
static unsigned char* perfname[] = {
61
"ff_fft_calc_altivec",
63
"dct_unquantize_h263_altivec",
67
"put_pixels16_altivec",
68
"avg_pixels16_altivec",
69
"avg_pixels8_altivec",
70
"put_pixels8_xy2_altivec",
71
"put_no_rnd_pixels8_xy2_altivec",
72
"put_pixels16_xy2_altivec",
73
"put_no_rnd_pixels16_xy2_altivec",
74
"hadamard8_diff8x8_altivec",
75
"hadamard8_diff16_altivec",
76
"avg_pixels8_xy2_altivec",
77
"clear_blocks_dcbz32_ppc",
78
"clear_blocks_dcbz128_ppc",
79
"put_h264_chroma_mc8_altivec",
80
"avg_h264_chroma_mc8_altivec",
81
"put_h264_qpel16_h_lowpass_altivec",
82
"avg_h264_qpel16_h_lowpass_altivec",
83
"put_h264_qpel16_v_lowpass_altivec",
84
"avg_h264_qpel16_v_lowpass_altivec",
85
"put_h264_qpel16_hv_lowpass_altivec",
86
"avg_h264_qpel16_hv_lowpass_altivec",
92
#ifdef POWERPC_PERFORMANCE_REPORT
93
void powerpc_display_perf_report(void)
96
av_log(NULL, AV_LOG_INFO, "PowerPC performance report\n Values are from the PMC registers, and represent whatever the registers are set to record.\n");
97
for(i = 0 ; i < powerpc_perf_total ; i++)
99
for (j = 0; j < POWERPC_NUM_PMC_ENABLED ; j++)
101
if (perfdata[j][i][powerpc_data_num] != (unsigned long long)0)
102
av_log(NULL, AV_LOG_INFO,
103
" Function \"%s\" (pmc%d):\n\tmin: %llu\n\tmax: %llu\n\tavg: %1.2lf (%llu)\n",
106
perfdata[j][i][powerpc_data_min],
107
perfdata[j][i][powerpc_data_max],
108
(double)perfdata[j][i][powerpc_data_sum] /
109
(double)perfdata[j][i][powerpc_data_num],
110
perfdata[j][i][powerpc_data_num]);
114
#endif /* POWERPC_PERFORMANCE_REPORT */
116
/* ***** WARNING ***** WARNING ***** WARNING ***** */
118
clear_blocks_dcbz32_ppc will not work properly
119
on PowerPC processors with a cache line size
120
not equal to 32 bytes.
121
Fortunately all processor used by Apple up to
122
at least the 7450 (aka second generation G4)
123
use 32 bytes cache line.
124
This is due to the use of the 'dcbz' instruction.
125
It simply clear to zero a single cache line,
126
so you need to know the cache line size to use it !
127
It's absurd, but it's fast...
129
update 24/06/2003 : Apple released yesterday the G5,
130
with a PPC970. cache line size : 128 bytes. Oups.
131
The semantic of dcbz was changed, it always clear
132
32 bytes. so the function below will work, but will
133
be slow. So I fixed check_dcbz_effect to use dcbzl,
134
which is defined to clear a cache line (as dcbz before).
135
So we still can distinguish, and use dcbz (32 bytes)
136
or dcbzl (one cache line) as required.
138
see <http://developer.apple.com/technotes/tn/tn2087.html>
139
and <http://developer.apple.com/technotes/tn/tn2086.html>
141
void clear_blocks_dcbz32_ppc(DCTELEM *blocks)
143
POWERPC_PERF_DECLARE(powerpc_clear_blocks_dcbz32, 1);
144
register int misal = ((unsigned long)blocks & 0x00000010);
146
POWERPC_PERF_START_COUNT(powerpc_clear_blocks_dcbz32, 1);
149
((unsigned long*)blocks)[0] = 0L;
150
((unsigned long*)blocks)[1] = 0L;
151
((unsigned long*)blocks)[2] = 0L;
152
((unsigned long*)blocks)[3] = 0L;
155
for ( ; i < sizeof(DCTELEM)*6*64-31 ; i += 32) {
157
asm volatile("dcbz %0,%1" : : "b" (blocks), "r" (i) : "memory");
163
((unsigned long*)blocks)[188] = 0L;
164
((unsigned long*)blocks)[189] = 0L;
165
((unsigned long*)blocks)[190] = 0L;
166
((unsigned long*)blocks)[191] = 0L;
170
memset(blocks, 0, sizeof(DCTELEM)*6*64);
172
POWERPC_PERF_STOP_COUNT(powerpc_clear_blocks_dcbz32, 1);
175
/* same as above, when dcbzl clear a whole 128B cache line
176
i.e. the PPC970 aka G5 */
178
void clear_blocks_dcbz128_ppc(DCTELEM *blocks)
180
POWERPC_PERF_DECLARE(powerpc_clear_blocks_dcbz128, 1);
181
register int misal = ((unsigned long)blocks & 0x0000007f);
183
POWERPC_PERF_START_COUNT(powerpc_clear_blocks_dcbz128, 1);
186
// we could probably also optimize this case,
187
// but there's not much point as the machines
188
// aren't available yet (2003-06-26)
189
memset(blocks, 0, sizeof(DCTELEM)*6*64);
192
for ( ; i < sizeof(DCTELEM)*6*64 ; i += 128) {
193
asm volatile("dcbzl %0,%1" : : "b" (blocks), "r" (i) : "memory");
196
memset(blocks, 0, sizeof(DCTELEM)*6*64);
198
POWERPC_PERF_STOP_COUNT(powerpc_clear_blocks_dcbz128, 1);
201
void clear_blocks_dcbz128_ppc(DCTELEM *blocks)
203
memset(blocks, 0, sizeof(DCTELEM)*6*64);
208
/* check dcbz report how many bytes are set to 0 by dcbz */
209
/* update 24/06/2003 : replace dcbz by dcbzl to get
210
the intended effect (Apple "fixed" dcbz)
211
unfortunately this cannot be used unless the assembler
212
knows about dcbzl ... */
213
long check_dcbzl_effect(void)
215
register char *fakedata = (char*)av_malloc(1024);
216
register char *fakedata_middle;
217
register long zero = 0;
226
fakedata_middle = (fakedata + 512);
228
memset(fakedata, 0xFF, 1024);
230
/* below the constraint "b" seems to mean "Address base register"
231
in gcc-3.3 / RS/6000 speaks. seems to avoid using r0, so.... */
232
asm volatile("dcbzl %0, %1" : : "b" (fakedata_middle), "r" (zero));
234
for (i = 0; i < 1024 ; i ++)
236
if (fakedata[i] == (char)0)
245
long check_dcbzl_effect(void)
252
void dsputil_h264_init_ppc(DSPContext* c, AVCodecContext *avctx);
254
void dsputil_init_ppc(DSPContext* c, AVCodecContext *avctx)
256
// Common optimizations whether Altivec is available or not
258
switch (check_dcbzl_effect()) {
260
c->clear_blocks = clear_blocks_dcbz32_ppc;
263
c->clear_blocks = clear_blocks_dcbz128_ppc;
270
dsputil_h264_init_ppc(c, avctx);
273
mm_flags |= MM_ALTIVEC;
275
// Altivec specific optimisations
276
c->pix_abs[0][1] = sad16_x2_altivec;
277
c->pix_abs[0][2] = sad16_y2_altivec;
278
c->pix_abs[0][3] = sad16_xy2_altivec;
279
c->pix_abs[0][0] = sad16_altivec;
280
c->pix_abs[1][0] = sad8_altivec;
281
c->sad[0]= sad16_altivec;
282
c->sad[1]= sad8_altivec;
283
c->pix_norm1 = pix_norm1_altivec;
284
c->sse[1]= sse8_altivec;
285
c->sse[0]= sse16_altivec;
286
c->pix_sum = pix_sum_altivec;
287
c->diff_pixels = diff_pixels_altivec;
288
c->get_pixels = get_pixels_altivec;
289
// next one disabled as it's untested.
291
c->add_bytes= add_bytes_altivec;
293
c->put_pixels_tab[0][0] = put_pixels16_altivec;
294
/* the two functions do the same thing, so use the same code */
295
c->put_no_rnd_pixels_tab[0][0] = put_pixels16_altivec;
296
c->avg_pixels_tab[0][0] = avg_pixels16_altivec;
297
c->avg_pixels_tab[1][0] = avg_pixels8_altivec;
298
c->avg_pixels_tab[1][3] = avg_pixels8_xy2_altivec;
299
c->put_pixels_tab[1][3] = put_pixels8_xy2_altivec;
300
c->put_no_rnd_pixels_tab[1][3] = put_no_rnd_pixels8_xy2_altivec;
301
c->put_pixels_tab[0][3] = put_pixels16_xy2_altivec;
302
c->put_no_rnd_pixels_tab[0][3] = put_no_rnd_pixels16_xy2_altivec;
304
c->gmc1 = gmc1_altivec;
306
c->hadamard8_diff[0] = hadamard8_diff16_altivec;
307
c->hadamard8_diff[1] = hadamard8_diff8x8_altivec;
310
c->horizontal_compose97i = ff_snow_horizontal_compose97i_altivec;
311
c->vertical_compose97i = ff_snow_vertical_compose97i_altivec;
312
c->inner_add_yblock = ff_snow_inner_add_yblock_altivec;
314
#ifdef CONFIG_ENCODERS
315
if (avctx->dct_algo == FF_DCT_AUTO ||
316
avctx->dct_algo == FF_DCT_ALTIVEC)
318
c->fdct = fdct_altivec;
320
#endif //CONFIG_ENCODERS
322
if (avctx->lowres==0)
324
if ((avctx->idct_algo == FF_IDCT_AUTO) ||
325
(avctx->idct_algo == FF_IDCT_ALTIVEC))
327
c->idct_put = idct_put_altivec;
328
c->idct_add = idct_add_altivec;
329
#ifndef ALTIVEC_USE_REFERENCE_C_CODE
330
c->idct_permutation_type = FF_TRANSPOSE_IDCT_PERM;
331
#else /* ALTIVEC_USE_REFERENCE_C_CODE */
332
c->idct_permutation_type = FF_NO_IDCT_PERM;
333
#endif /* ALTIVEC_USE_REFERENCE_C_CODE */
337
#ifdef POWERPC_PERFORMANCE_REPORT
340
for (i = 0 ; i < powerpc_perf_total ; i++)
342
for (j = 0; j < POWERPC_NUM_PMC_ENABLED ; j++)
344
perfdata[j][i][powerpc_data_min] = 0xFFFFFFFFFFFFFFFFULL;
345
perfdata[j][i][powerpc_data_max] = 0x0000000000000000ULL;
346
perfdata[j][i][powerpc_data_sum] = 0x0000000000000000ULL;
347
perfdata[j][i][powerpc_data_num] = 0x0000000000000000ULL;
351
#endif /* POWERPC_PERFORMANCE_REPORT */
353
#endif /* HAVE_ALTIVEC */
355
// Non-AltiVec PPC optimisations