1
#include "sysemu/sysemu.h"
3
#include "sysemu/sysemu.h"
4
#include "helper_regs.h"
7
#define HPTES_PER_GROUP 8
9
#define HPTE_V_SSIZE_SHIFT 62
10
#define HPTE_V_AVPN_SHIFT 7
11
#define HPTE_V_AVPN 0x3fffffffffffff80ULL
12
#define HPTE_V_AVPN_VAL(x) (((x) & HPTE_V_AVPN) >> HPTE_V_AVPN_SHIFT)
13
#define HPTE_V_COMPARE(x, y) (!(((x) ^ (y)) & 0xffffffffffffff80UL))
14
#define HPTE_V_BOLTED 0x0000000000000010ULL
15
#define HPTE_V_LOCK 0x0000000000000008ULL
16
#define HPTE_V_LARGE 0x0000000000000004ULL
17
#define HPTE_V_SECONDARY 0x0000000000000002ULL
18
#define HPTE_V_VALID 0x0000000000000001ULL
20
#define HPTE_R_PP0 0x8000000000000000ULL
21
#define HPTE_R_TS 0x4000000000000000ULL
22
#define HPTE_R_KEY_HI 0x3000000000000000ULL
23
#define HPTE_R_RPN_SHIFT 12
24
#define HPTE_R_RPN 0x3ffffffffffff000ULL
25
#define HPTE_R_FLAGS 0x00000000000003ffULL
26
#define HPTE_R_PP 0x0000000000000003ULL
27
#define HPTE_R_N 0x0000000000000004ULL
28
#define HPTE_R_G 0x0000000000000008ULL
29
#define HPTE_R_M 0x0000000000000010ULL
30
#define HPTE_R_I 0x0000000000000020ULL
31
#define HPTE_R_W 0x0000000000000040ULL
32
#define HPTE_R_WIMG 0x0000000000000078ULL
33
#define HPTE_R_C 0x0000000000000080ULL
34
#define HPTE_R_R 0x0000000000000100ULL
35
#define HPTE_R_KEY_LO 0x0000000000000e00ULL
37
#define HPTE_V_1TB_SEG 0x4000000000000000ULL
38
#define HPTE_V_VRMA_MASK 0x4001ffffff000000ULL
40
static target_ulong compute_tlbie_rb(target_ulong v, target_ulong r,
41
target_ulong pte_index)
43
target_ulong rb, va_low;
45
rb = (v & ~0x7fULL) << 16; /* AVA field */
46
va_low = pte_index >> 3;
47
if (v & HPTE_V_SECONDARY) {
50
/* xor vsid from AVA */
51
if (!(v & HPTE_V_1TB_SEG)) {
57
if (v & HPTE_V_LARGE) {
58
rb |= 1; /* L field */
59
#if 0 /* Disable that P7 specific bit for now */
61
/* non-16MB large page, must be 64k */
62
/* (masks depend on page size) */
63
rb |= 0x1000; /* page encoding in LP field */
64
rb |= (va_low & 0x7f) << 16; /* 7b of VA in AVA/LP field */
65
rb |= (va_low & 0xfe); /* AVAL field */
70
rb |= (va_low & 0x7ff) << 12; /* remaining 11b of AVA */
72
rb |= (v >> 54) & 0x300; /* B field */
76
static target_ulong h_enter(PowerPCCPU *cpu, sPAPREnvironment *spapr,
77
target_ulong opcode, target_ulong *args)
79
CPUPPCState *env = &cpu->env;
80
target_ulong flags = args[0];
81
target_ulong pte_index = args[1];
82
target_ulong pteh = args[2];
83
target_ulong ptel = args[3];
84
target_ulong page_shift = 12;
89
/* only handle 4k and 16M pages for now */
90
if (pteh & HPTE_V_LARGE) {
91
#if 0 /* We don't support 64k pages yet */
92
if ((ptel & 0xf000) == 0x1000) {
96
if ((ptel & 0xff000) == 0) {
99
/* lowest AVA bit must be 0 for 16M pages */
108
raddr = (ptel & HPTE_R_RPN) & ~((1ULL << page_shift) - 1);
110
if (raddr < spapr->ram_limit) {
111
/* Regular RAM - should have WIMG=0010 */
112
if ((ptel & HPTE_R_WIMG) != HPTE_R_M) {
116
/* Looks like an IO address */
117
/* FIXME: What WIMG combinations could be sensible for IO?
118
* For now we allow WIMG=010x, but are there others? */
119
/* FIXME: Should we check against registered IO addresses? */
120
if ((ptel & (HPTE_R_W | HPTE_R_I | HPTE_R_M)) != HPTE_R_I) {
127
if ((pte_index * HASH_PTE_SIZE_64) & ~env->htab_mask) {
130
if (likely((flags & H_EXACT) == 0)) {
132
hpte = env->external_htab + (pte_index * HASH_PTE_SIZE_64);
137
if ((ldq_p(hpte) & HPTE_V_VALID) == 0) {
140
hpte += HASH_PTE_SIZE_64;
144
hpte = env->external_htab + (pte_index * HASH_PTE_SIZE_64);
145
if (ldq_p(hpte) & HPTE_V_VALID) {
149
stq_p(hpte + (HASH_PTE_SIZE_64/2), ptel);
150
/* eieio(); FIXME: need some sort of barrier for smp? */
153
args[0] = pte_index + i;
159
REMOVE_NOT_FOUND = 1,
164
static target_ulong remove_hpte(CPUPPCState *env, target_ulong ptex,
167
target_ulong *vp, target_ulong *rp)
170
target_ulong v, r, rb;
172
if ((ptex * HASH_PTE_SIZE_64) & ~env->htab_mask) {
176
hpte = env->external_htab + (ptex * HASH_PTE_SIZE_64);
179
r = ldq_p(hpte + (HASH_PTE_SIZE_64/2));
181
if ((v & HPTE_V_VALID) == 0 ||
182
((flags & H_AVPN) && (v & ~0x7fULL) != avpn) ||
183
((flags & H_ANDCOND) && (v & avpn) != 0)) {
184
return REMOVE_NOT_FOUND;
189
rb = compute_tlbie_rb(v, r, ptex);
190
ppc_tlb_invalidate_one(env, rb);
191
return REMOVE_SUCCESS;
194
static target_ulong h_remove(PowerPCCPU *cpu, sPAPREnvironment *spapr,
195
target_ulong opcode, target_ulong *args)
197
CPUPPCState *env = &cpu->env;
198
target_ulong flags = args[0];
199
target_ulong pte_index = args[1];
200
target_ulong avpn = args[2];
203
ret = remove_hpte(env, pte_index, avpn, flags,
210
case REMOVE_NOT_FOUND:
223
#define H_BULK_REMOVE_TYPE 0xc000000000000000ULL
224
#define H_BULK_REMOVE_REQUEST 0x4000000000000000ULL
225
#define H_BULK_REMOVE_RESPONSE 0x8000000000000000ULL
226
#define H_BULK_REMOVE_END 0xc000000000000000ULL
227
#define H_BULK_REMOVE_CODE 0x3000000000000000ULL
228
#define H_BULK_REMOVE_SUCCESS 0x0000000000000000ULL
229
#define H_BULK_REMOVE_NOT_FOUND 0x1000000000000000ULL
230
#define H_BULK_REMOVE_PARM 0x2000000000000000ULL
231
#define H_BULK_REMOVE_HW 0x3000000000000000ULL
232
#define H_BULK_REMOVE_RC 0x0c00000000000000ULL
233
#define H_BULK_REMOVE_FLAGS 0x0300000000000000ULL
234
#define H_BULK_REMOVE_ABSOLUTE 0x0000000000000000ULL
235
#define H_BULK_REMOVE_ANDCOND 0x0100000000000000ULL
236
#define H_BULK_REMOVE_AVPN 0x0200000000000000ULL
237
#define H_BULK_REMOVE_PTEX 0x00ffffffffffffffULL
239
#define H_BULK_REMOVE_MAX_BATCH 4
241
static target_ulong h_bulk_remove(PowerPCCPU *cpu, sPAPREnvironment *spapr,
242
target_ulong opcode, target_ulong *args)
244
CPUPPCState *env = &cpu->env;
247
for (i = 0; i < H_BULK_REMOVE_MAX_BATCH; i++) {
248
target_ulong *tsh = &args[i*2];
249
target_ulong tsl = args[i*2 + 1];
250
target_ulong v, r, ret;
252
if ((*tsh & H_BULK_REMOVE_TYPE) == H_BULK_REMOVE_END) {
254
} else if ((*tsh & H_BULK_REMOVE_TYPE) != H_BULK_REMOVE_REQUEST) {
258
*tsh &= H_BULK_REMOVE_PTEX | H_BULK_REMOVE_FLAGS;
259
*tsh |= H_BULK_REMOVE_RESPONSE;
261
if ((*tsh & H_BULK_REMOVE_ANDCOND) && (*tsh & H_BULK_REMOVE_AVPN)) {
262
*tsh |= H_BULK_REMOVE_PARM;
266
ret = remove_hpte(env, *tsh & H_BULK_REMOVE_PTEX, tsl,
267
(*tsh & H_BULK_REMOVE_FLAGS) >> 26,
274
*tsh |= (r & (HPTE_R_C | HPTE_R_R)) << 43;
288
static target_ulong h_protect(PowerPCCPU *cpu, sPAPREnvironment *spapr,
289
target_ulong opcode, target_ulong *args)
291
CPUPPCState *env = &cpu->env;
292
target_ulong flags = args[0];
293
target_ulong pte_index = args[1];
294
target_ulong avpn = args[2];
296
target_ulong v, r, rb;
298
if ((pte_index * HASH_PTE_SIZE_64) & ~env->htab_mask) {
302
hpte = env->external_htab + (pte_index * HASH_PTE_SIZE_64);
305
r = ldq_p(hpte + (HASH_PTE_SIZE_64/2));
307
if ((v & HPTE_V_VALID) == 0 ||
308
((flags & H_AVPN) && (v & ~0x7fULL) != avpn)) {
312
r &= ~(HPTE_R_PP0 | HPTE_R_PP | HPTE_R_N |
313
HPTE_R_KEY_HI | HPTE_R_KEY_LO);
314
r |= (flags << 55) & HPTE_R_PP0;
315
r |= (flags << 48) & HPTE_R_KEY_HI;
316
r |= flags & (HPTE_R_PP | HPTE_R_N | HPTE_R_KEY_LO);
317
rb = compute_tlbie_rb(v, r, pte_index);
318
stq_p(hpte, v & ~HPTE_V_VALID);
319
ppc_tlb_invalidate_one(env, rb);
320
stq_p(hpte + (HASH_PTE_SIZE_64/2), r);
321
/* Don't need a memory barrier, due to qemu's global lock */
326
static target_ulong h_set_dabr(PowerPCCPU *cpu, sPAPREnvironment *spapr,
327
target_ulong opcode, target_ulong *args)
329
/* FIXME: actually implement this */
333
#define FLAGS_REGISTER_VPA 0x0000200000000000ULL
334
#define FLAGS_REGISTER_DTL 0x0000400000000000ULL
335
#define FLAGS_REGISTER_SLBSHADOW 0x0000600000000000ULL
336
#define FLAGS_DEREGISTER_VPA 0x0000a00000000000ULL
337
#define FLAGS_DEREGISTER_DTL 0x0000c00000000000ULL
338
#define FLAGS_DEREGISTER_SLBSHADOW 0x0000e00000000000ULL
340
#define VPA_MIN_SIZE 640
341
#define VPA_SIZE_OFFSET 0x4
342
#define VPA_SHARED_PROC_OFFSET 0x9
343
#define VPA_SHARED_PROC_VAL 0x2
345
static target_ulong register_vpa(CPUPPCState *env, target_ulong vpa)
351
hcall_dprintf("Can't cope with registering a VPA at logical 0\n");
355
if (vpa % env->dcache_line_size) {
358
/* FIXME: bounds check the address */
360
size = lduw_be_phys(vpa + 0x4);
362
if (size < VPA_MIN_SIZE) {
366
/* VPA is not allowed to cross a page boundary */
367
if ((vpa / 4096) != ((vpa + size - 1) / 4096)) {
373
tmp = ldub_phys(env->vpa_addr + VPA_SHARED_PROC_OFFSET);
374
tmp |= VPA_SHARED_PROC_VAL;
375
stb_phys(env->vpa_addr + VPA_SHARED_PROC_OFFSET, tmp);
380
static target_ulong deregister_vpa(CPUPPCState *env, target_ulong vpa)
382
if (env->slb_shadow_addr) {
394
static target_ulong register_slb_shadow(CPUPPCState *env, target_ulong addr)
399
hcall_dprintf("Can't cope with SLB shadow at logical 0\n");
403
size = ldl_be_phys(addr + 0x4);
408
if ((addr / 4096) != ((addr + size - 1) / 4096)) {
412
if (!env->vpa_addr) {
416
env->slb_shadow_addr = addr;
417
env->slb_shadow_size = size;
422
static target_ulong deregister_slb_shadow(CPUPPCState *env, target_ulong addr)
424
env->slb_shadow_addr = 0;
425
env->slb_shadow_size = 0;
429
static target_ulong register_dtl(CPUPPCState *env, target_ulong addr)
434
hcall_dprintf("Can't cope with DTL at logical 0\n");
438
size = ldl_be_phys(addr + 0x4);
444
if (!env->vpa_addr) {
448
env->dtl_addr = addr;
449
env->dtl_size = size;
454
static target_ulong deregister_dtl(CPUPPCState *env, target_ulong addr)
462
static target_ulong h_register_vpa(PowerPCCPU *cpu, sPAPREnvironment *spapr,
463
target_ulong opcode, target_ulong *args)
465
target_ulong flags = args[0];
466
target_ulong procno = args[1];
467
target_ulong vpa = args[2];
468
target_ulong ret = H_PARAMETER;
472
for (tenv = first_cpu; tenv; tenv = tenv->next_cpu) {
473
tcpu = CPU(ppc_env_get_cpu(tenv));
474
if (tcpu->cpu_index == procno) {
484
case FLAGS_REGISTER_VPA:
485
ret = register_vpa(tenv, vpa);
488
case FLAGS_DEREGISTER_VPA:
489
ret = deregister_vpa(tenv, vpa);
492
case FLAGS_REGISTER_SLBSHADOW:
493
ret = register_slb_shadow(tenv, vpa);
496
case FLAGS_DEREGISTER_SLBSHADOW:
497
ret = deregister_slb_shadow(tenv, vpa);
500
case FLAGS_REGISTER_DTL:
501
ret = register_dtl(tenv, vpa);
504
case FLAGS_DEREGISTER_DTL:
505
ret = deregister_dtl(tenv, vpa);
512
static target_ulong h_cede(PowerPCCPU *cpu, sPAPREnvironment *spapr,
513
target_ulong opcode, target_ulong *args)
515
CPUPPCState *env = &cpu->env;
517
env->msr |= (1ULL << MSR_EE);
518
hreg_compute_hflags(env);
519
if (!cpu_has_work(CPU(cpu))) {
521
env->exception_index = EXCP_HLT;
522
env->exit_request = 1;
527
static target_ulong h_rtas(PowerPCCPU *cpu, sPAPREnvironment *spapr,
528
target_ulong opcode, target_ulong *args)
530
target_ulong rtas_r3 = args[0];
531
uint32_t token = ldl_be_phys(rtas_r3);
532
uint32_t nargs = ldl_be_phys(rtas_r3 + 4);
533
uint32_t nret = ldl_be_phys(rtas_r3 + 8);
535
return spapr_rtas_call(spapr, token, nargs, rtas_r3 + 12,
536
nret, rtas_r3 + 12 + 4*nargs);
539
static target_ulong h_logical_load(PowerPCCPU *cpu, sPAPREnvironment *spapr,
540
target_ulong opcode, target_ulong *args)
542
target_ulong size = args[0];
543
target_ulong addr = args[1];
547
args[0] = ldub_phys(addr);
550
args[0] = lduw_phys(addr);
553
args[0] = ldl_phys(addr);
556
args[0] = ldq_phys(addr);
562
static target_ulong h_logical_store(PowerPCCPU *cpu, sPAPREnvironment *spapr,
563
target_ulong opcode, target_ulong *args)
565
target_ulong size = args[0];
566
target_ulong addr = args[1];
567
target_ulong val = args[2];
586
static target_ulong h_logical_memop(PowerPCCPU *cpu, sPAPREnvironment *spapr,
587
target_ulong opcode, target_ulong *args)
589
target_ulong dst = args[0]; /* Destination address */
590
target_ulong src = args[1]; /* Source address */
591
target_ulong esize = args[2]; /* Element size (0=1,1=2,2=4,3=8) */
592
target_ulong count = args[3]; /* Element count */
593
target_ulong op = args[4]; /* 0 = copy, 1 = invert */
595
unsigned int mask = (1 << esize) - 1;
596
int step = 1 << esize;
598
if (count > 0x80000000) {
602
if ((dst & mask) || (src & mask) || (op > 1)) {
606
if (dst >= src && dst < (src + (count << esize))) {
607
dst = dst + ((count - 1) << esize);
608
src = src + ((count - 1) << esize);
615
tmp = ldub_phys(src);
618
tmp = lduw_phys(src);
653
static target_ulong h_logical_icbi(PowerPCCPU *cpu, sPAPREnvironment *spapr,
654
target_ulong opcode, target_ulong *args)
656
/* Nothing to do on emulation, KVM will trap this in the kernel */
660
static target_ulong h_logical_dcbf(PowerPCCPU *cpu, sPAPREnvironment *spapr,
661
target_ulong opcode, target_ulong *args)
663
/* Nothing to do on emulation, KVM will trap this in the kernel */
667
static spapr_hcall_fn papr_hypercall_table[(MAX_HCALL_OPCODE / 4) + 1];
668
static spapr_hcall_fn kvmppc_hypercall_table[KVMPPC_HCALL_MAX - KVMPPC_HCALL_BASE + 1];
670
void spapr_register_hypercall(target_ulong opcode, spapr_hcall_fn fn)
672
spapr_hcall_fn *slot;
674
if (opcode <= MAX_HCALL_OPCODE) {
675
assert((opcode & 0x3) == 0);
677
slot = &papr_hypercall_table[opcode / 4];
679
assert((opcode >= KVMPPC_HCALL_BASE) && (opcode <= KVMPPC_HCALL_MAX));
681
slot = &kvmppc_hypercall_table[opcode - KVMPPC_HCALL_BASE];
688
target_ulong spapr_hypercall(PowerPCCPU *cpu, target_ulong opcode,
691
if ((opcode <= MAX_HCALL_OPCODE)
692
&& ((opcode & 0x3) == 0)) {
693
spapr_hcall_fn fn = papr_hypercall_table[opcode / 4];
696
return fn(cpu, spapr, opcode, args);
698
} else if ((opcode >= KVMPPC_HCALL_BASE) &&
699
(opcode <= KVMPPC_HCALL_MAX)) {
700
spapr_hcall_fn fn = kvmppc_hypercall_table[opcode - KVMPPC_HCALL_BASE];
703
return fn(cpu, spapr, opcode, args);
707
hcall_dprintf("Unimplemented hcall 0x" TARGET_FMT_lx "\n", opcode);
711
static void hypercall_register_types(void)
714
spapr_register_hypercall(H_ENTER, h_enter);
715
spapr_register_hypercall(H_REMOVE, h_remove);
716
spapr_register_hypercall(H_PROTECT, h_protect);
719
spapr_register_hypercall(H_BULK_REMOVE, h_bulk_remove);
722
spapr_register_hypercall(H_SET_DABR, h_set_dabr);
725
spapr_register_hypercall(H_REGISTER_VPA, h_register_vpa);
726
spapr_register_hypercall(H_CEDE, h_cede);
728
/* "debugger" hcalls (also used by SLOF). Note: We do -not- differenciate
729
* here between the "CI" and the "CACHE" variants, they will use whatever
730
* mapping attributes qemu is using. When using KVM, the kernel will
731
* enforce the attributes more strongly
733
spapr_register_hypercall(H_LOGICAL_CI_LOAD, h_logical_load);
734
spapr_register_hypercall(H_LOGICAL_CI_STORE, h_logical_store);
735
spapr_register_hypercall(H_LOGICAL_CACHE_LOAD, h_logical_load);
736
spapr_register_hypercall(H_LOGICAL_CACHE_STORE, h_logical_store);
737
spapr_register_hypercall(H_LOGICAL_ICBI, h_logical_icbi);
738
spapr_register_hypercall(H_LOGICAL_DCBF, h_logical_dcbf);
739
spapr_register_hypercall(KVMPPC_H_LOGICAL_MEMOP, h_logical_memop);
741
/* qemu/KVM-PPC specific hcalls */
742
spapr_register_hypercall(KVMPPC_H_RTAS, h_rtas);
745
type_init(hypercall_register_types)