1
; RUN: llc < %s -march=x86 -mattr=+mmx | grep psllq | grep 32
2
; RUN: llc < %s -march=x86-64 -mattr=+mmx | grep psllq | grep 32
3
; RUN: llc < %s -march=x86 -mattr=+mmx | grep psrad
4
; RUN: llc < %s -march=x86-64 -mattr=+mmx | grep psrlw
6
define i64 @t1(<1 x i64> %mm1) nounwind {
8
%tmp6 = tail call <1 x i64> @llvm.x86.mmx.pslli.q( <1 x i64> %mm1, i32 32 ) ; <<1 x i64>> [#uses=1]
9
%retval1112 = bitcast <1 x i64> %tmp6 to i64 ; <i64> [#uses=1]
13
declare <1 x i64> @llvm.x86.mmx.pslli.q(<1 x i64>, i32) nounwind readnone
15
define i64 @t2(<2 x i32> %mm1, <2 x i32> %mm2) nounwind {
17
%tmp7 = tail call <2 x i32> @llvm.x86.mmx.psra.d( <2 x i32> %mm1, <2 x i32> %mm2 ) nounwind readnone ; <<2 x i32>> [#uses=1]
18
%retval1112 = bitcast <2 x i32> %tmp7 to i64 ; <i64> [#uses=1]
22
declare <2 x i32> @llvm.x86.mmx.psra.d(<2 x i32>, <2 x i32>) nounwind readnone
24
define i64 @t3(<1 x i64> %mm1, i32 %bits) nounwind {
26
%tmp6 = bitcast <1 x i64> %mm1 to <4 x i16> ; <<4 x i16>> [#uses=1]
27
%tmp8 = tail call <4 x i16> @llvm.x86.mmx.psrli.w( <4 x i16> %tmp6, i32 %bits ) nounwind readnone ; <<4 x i16>> [#uses=1]
28
%retval1314 = bitcast <4 x i16> %tmp8 to i64 ; <i64> [#uses=1]
32
declare <4 x i16> @llvm.x86.mmx.psrli.w(<4 x i16>, i32) nounwind readnone