2
2
* File: include/asm-blackfin/mach-bf527/anomaly.h
3
3
* Bugs: Enter bugs at http://blackfin.uclinux.org/
5
* Copyright (C) 2004-2009 Analog Devices Inc.
5
* Copyright (C) 2004-2008 Analog Devices Inc.
6
6
* Licensed under the GPL-2 or later.
9
/* This file should be up to date with:
10
* - Revision B, 08/12/2008; ADSP-BF526 Blackfin Processor Anomaly List
11
* - Revision F, 03/03/2009; ADSP-BF527 Blackfin Processor Anomaly List
9
/* This file shoule be up to date with:
10
* - Revision C, 01/25/2008; ADSP-BF527 Blackfin Processor Anomaly List
14
13
#ifndef _MACH_ANOMALY_H_
15
14
#define _MACH_ANOMALY_H_
17
#if defined(__ADSPBF522__) || defined(__ADSPBF524__) || defined(__ADSPBF526__)
18
# define ANOMALY_BF526 1
20
# define ANOMALY_BF526 0
22
#if defined(__ADSPBF523__) || defined(__ADSPBF525__) || defined(__ADSPBF527__)
23
# define ANOMALY_BF527 1
25
# define ANOMALY_BF527 0
28
/* Multi-issue instruction with dsp32shiftimm in slot1 and P-reg store in slot 2 not supported */
16
/* Multi-Issue Instruction with dsp32shiftimm in slot1 and P-reg Store in slot2 Not Supported */
29
17
#define ANOMALY_05000074 (1)
30
18
/* DMA_RUN Bit Is Not Valid after a Peripheral Receive Channel DMA Stops */
31
#define ANOMALY_05000119 (1) /* note: brokenness is noted in documentation, not anomaly sheet */
19
#define ANOMALY_05000119 (1)
32
20
/* Rx.H Cannot Be Used to Access 16-bit System MMR Registers */
33
21
#define ANOMALY_05000122 (1)
34
/* False Hardware Error from an Access in the Shadow of a Conditional Branch */
22
/* Spurious Hardware Error from an Access in the Shadow of a Conditional Branch */
35
23
#define ANOMALY_05000245 (1)
36
/* Incorrect Timer Pulse Width in Single-Shot PWM_OUT Mode with External Clock */
37
#define ANOMALY_05000254 (1)
38
24
/* Sensitivity To Noise with Slow Input Edge Rates on External SPORT TX and RX Clocks */
39
25
#define ANOMALY_05000265 (1)
40
/* False Hardware Errors Caused by Fetches at the Boundary of Reserved Memory */
41
#define ANOMALY_05000310 (1)
42
/* PPI Is Level-Sensitive on First Transfer In Single Frame Sync Modes */
43
#define ANOMALY_05000313 (__SILICON_REVISION__ < 2)
26
/* Errors when SSYNC, CSYNC, or Loads to LT, LB and LC Registers Are Interrupted */
27
#define ANOMALY_05000312 (1)
44
28
/* Incorrect Access of OTP_STATUS During otp_write() Function */
45
#define ANOMALY_05000328 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
46
/* Host DMA Boot Modes Are Not Functional */
47
#define ANOMALY_05000330 (__SILICON_REVISION__ < 2)
29
#define ANOMALY_05000328 (1)
48
30
/* Disallowed Configuration Prevents Subsequent Allowed Configuration on Host DMA Port */
49
#define ANOMALY_05000337 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
31
#define ANOMALY_05000337 (1)
50
32
/* Ethernet MAC MDIO Reads Do Not Meet IEEE Specification */
51
#define ANOMALY_05000341 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
33
#define ANOMALY_05000341 (1)
52
34
/* TWI May Not Operate Correctly Under Certain Signal Termination Conditions */
53
#define ANOMALY_05000342 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
35
#define ANOMALY_05000342 (1)
54
36
/* USB Calibration Value Is Not Initialized */
55
#define ANOMALY_05000346 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
56
/* USB Calibration Value to use */
57
#define ANOMALY_05000346_value 0xE510
37
#define ANOMALY_05000346 (1)
58
38
/* Preboot Routine Incorrectly Alters Reset Value of USB Register */
59
#define ANOMALY_05000347 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
39
#define ANOMALY_05000347 (1)
60
40
/* Security Features Are Not Functional */
61
#define ANOMALY_05000348 (ANOMALY_BF527 && __SILICON_REVISION__ < 1)
62
/* bfrom_SysControl() Firmware Function Performs Improper System Reset */
63
#define ANOMALY_05000353 (ANOMALY_BF526)
41
#define ANOMALY_05000348 (__SILICON_REVISION__ < 1)
64
42
/* Regulator Programming Blocked when Hibernate Wakeup Source Remains Active */
65
#define ANOMALY_05000355 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
43
#define ANOMALY_05000355 (1)
66
44
/* Serial Port (SPORT) Multichannel Transmit Failure when Channel 0 Is Disabled */
67
#define ANOMALY_05000357 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
45
#define ANOMALY_05000357 (1)
68
46
/* Incorrect Revision Number in DSPID Register */
69
#define ANOMALY_05000364 (ANOMALY_BF527 && __SILICON_REVISION__ == 1)
47
#define ANOMALY_05000364 (__SILICON_REVISION__ > 0)
70
48
/* PPI Underflow Error Goes Undetected in ITU-R 656 Mode */
71
49
#define ANOMALY_05000366 (1)
72
/* Incorrect Default CSEL Value in PLL_DIV */
73
#define ANOMALY_05000368 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
50
/* New Feature: Higher Default CCLK Rate */
51
#define ANOMALY_05000368 (1)
74
52
/* Possible RETS Register Corruption when Subroutine Is under 5 Cycles in Duration */
75
#define ANOMALY_05000371 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
53
#define ANOMALY_05000371 (1)
76
54
/* Authentication Fails To Initiate */
77
#define ANOMALY_05000376 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
55
#define ANOMALY_05000376 (__SILICON_REVISION__ > 0)
78
56
/* Data Read From L3 Memory by USB DMA May be Corrupted */
79
#define ANOMALY_05000380 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
80
/* 8-Bit NAND Flash Boot Mode Not Functional */
81
#define ANOMALY_05000382 (__SILICON_REVISION__ < 2)
82
/* Boot from OTP Memory Not Functional */
83
#define ANOMALY_05000385 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
84
/* bfrom_SysControl() Firmware Routine Not Functional */
85
#define ANOMALY_05000386 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
86
/* Programmable Preboot Settings Not Functional */
87
#define ANOMALY_05000387 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
88
/* CRC32 Checksum Support Not Functional */
89
#define ANOMALY_05000388 (__SILICON_REVISION__ < 2)
57
#define ANOMALY_05000380 (1)
58
/* USB Full-speed Mode not Fully Tested */
59
#define ANOMALY_05000381 (1)
60
/* New Feature: Boot from OTP Memory */
61
#define ANOMALY_05000385 (1)
62
/* New Feature: bfrom_SysControl() Routine */
63
#define ANOMALY_05000386 (1)
64
/* New Feature: Programmable Preboot Settings */
65
#define ANOMALY_05000387 (1)
90
66
/* Reset Vector Must Not Be in SDRAM Memory Space */
91
#define ANOMALY_05000389 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
92
/* pTempCurrent Not Present in ADI_BOOT_DATA Structure */
93
#define ANOMALY_05000392 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
94
/* Deprecated Value of dTempByteCount in ADI_BOOT_DATA Structure */
95
#define ANOMALY_05000393 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
96
/* Log Buffer Not Functional */
97
#define ANOMALY_05000394 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
98
/* Hook Routine Not Functional */
99
#define ANOMALY_05000395 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
100
/* Header Indirect Bit Not Functional */
101
#define ANOMALY_05000396 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
102
/* BK_ONES, BK_ZEROS, and BK_DATECODE Constants Not Functional */
103
#define ANOMALY_05000397 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
104
/* SWRESET, DFRESET and WDRESET Bits in the SYSCR Register Not Functional */
105
#define ANOMALY_05000398 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
106
/* BCODE_NOBOOT in BCODE Field of SYSCR Register Not Functional */
107
#define ANOMALY_05000399 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
67
#define ANOMALY_05000389 (1)
68
/* New Feature: pTempCurrent Added to ADI_BOOT_DATA Structure */
69
#define ANOMALY_05000392 (1)
70
/* New Feature: dTempByteCount Value Increased in ADI_BOOT_DATA Structure */
71
#define ANOMALY_05000393 (1)
72
/* New Feature: Log Buffer Functionality */
73
#define ANOMALY_05000394 (1)
74
/* New Feature: Hook Routine Functionality */
75
#define ANOMALY_05000395 (1)
76
/* New Feature: Header Indirect Bit */
77
#define ANOMALY_05000396 (1)
78
/* New Feature: BK_ONES, BK_ZEROS, and BK_DATECODE Constants */
79
#define ANOMALY_05000397 (1)
80
/* New Feature: SWRESET, DFRESET and WDRESET Bits Added to SYSCR Register */
81
#define ANOMALY_05000398 (1)
82
/* New Feature: BCODE_NOBOOT Added to BCODE Field of SYSCR Register */
83
#define ANOMALY_05000399 (1)
108
84
/* PPI Data Signals D0 and D8 do not Tristate After Disabling PPI */
109
#define ANOMALY_05000401 (__SILICON_REVISION__ < 2)
110
/* Level-Sensitive External GPIO Wakeups May Cause Indefinite Stall */
111
#define ANOMALY_05000403 (__SILICON_REVISION__ < 2)
112
/* Lockbox SESR Disallows Certain User Interrupts */
113
#define ANOMALY_05000404 (__SILICON_REVISION__ < 2)
114
/* Lockbox SESR Firmware Does Not Save/Restore Full Context */
115
#define ANOMALY_05000405 (1)
116
/* Lockbox SESR Firmware Arguments Are Not Retained After First Initialization */
117
#define ANOMALY_05000407 (__SILICON_REVISION__ < 2)
118
/* Lockbox Firmware Memory Cleanup Routine Does not Clear Registers */
119
#define ANOMALY_05000408 (1)
120
/* Lockbox firmware leaves MDMA0 channel enabled */
121
#define ANOMALY_05000409 (__SILICON_REVISION__ < 2)
122
/* Incorrect Default Internal Voltage Regulator Setting */
123
#define ANOMALY_05000410 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
124
/* bfrom_SysControl() Firmware Function Cannot be Used to Enter Power Saving Modes */
125
#define ANOMALY_05000411 (__SILICON_REVISION__ < 2)
126
/* OTP_CHECK_FOR_PREV_WRITE Bit is Not Functional in bfrom_OtpWrite() API */
127
#define ANOMALY_05000414 (__SILICON_REVISION__ < 2)
128
/* DEB2_URGENT Bit Not Functional */
129
#define ANOMALY_05000415 (__SILICON_REVISION__ < 2)
130
/* Speculative Fetches Can Cause Undesired External FIFO Operations */
131
#define ANOMALY_05000416 (1)
132
/* SPORT0 Ignores External TSCLK0 on PG14 When TMR6 is an Output */
133
#define ANOMALY_05000417 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
134
/* PPI Timing Requirements tSFSPE and tHFSPE Do Not Meet Data Sheet Specifications */
135
#define ANOMALY_05000418 (__SILICON_REVISION__ < 2)
136
/* USB PLL_STABLE Bit May Not Accurately Reflect the USB PLL's Status */
137
#define ANOMALY_05000420 (__SILICON_REVISION__ < 2)
138
/* TWI Fall Time (Tof) May Violate the Minimum I2C Specification */
139
#define ANOMALY_05000421 (1)
140
/* TWI Input Capacitance (Ci) May Violate the Maximum I2C Specification */
141
#define ANOMALY_05000422 (ANOMALY_BF527 && __SILICON_REVISION__ > 1)
142
/* Certain Ethernet Frames With Errors are Misclassified in RMII Mode */
143
#define ANOMALY_05000423 (__SILICON_REVISION__ < 2)
144
/* Internal Voltage Regulator Not Trimmed */
145
#define ANOMALY_05000424 (ANOMALY_BF527 && __SILICON_REVISION__ < 2)
146
/* Multichannel SPORT Channel Misalignment Under Specific Configuration */
147
#define ANOMALY_05000425 (__SILICON_REVISION__ < 2)
148
/* Speculative Fetches of Indirect-Pointer Instructions Can Cause False Hardware Errors */
149
#define ANOMALY_05000426 (1)
150
/* WB_EDGE Bit in NFC_IRQSTAT Incorrectly Reflects Buffer Status Instead of IRQ Status */
151
#define ANOMALY_05000429 (__SILICON_REVISION__ < 2)
152
/* Software System Reset Corrupts PLL_LOCKCNT Register */
153
#define ANOMALY_05000430 (ANOMALY_BF527 && __SILICON_REVISION__ > 1)
154
/* Incorrect Use of Stack in Lockbox Firmware During Authentication */
155
#define ANOMALY_05000431 (1)
156
/* bfrom_SysControl() Does Not Clear SIC_IWR1 Before Executing PLL Programming Sequence */
157
#define ANOMALY_05000432 (ANOMALY_BF526)
158
/* Certain SIC Registers are not Reset After Soft or Core Double Fault Reset */
159
#define ANOMALY_05000435 ((ANOMALY_BF526 && __SILICON_REVISION__ < 1) || ANOMALY_BF527)
160
/* Preboot Cannot be Used to Alter the PLL_DIV Register */
161
#define ANOMALY_05000439 (1)
162
/* bfrom_SysControl() Cannot be Used to Write the PLL_DIV Register */
163
#define ANOMALY_05000440 (1)
164
/* OTP Write Accesses Not Supported */
165
#define ANOMALY_05000442 (__SILICON_REVISION__ < 1)
166
/* IFLUSH Instruction at End of Hardware Loop Causes Infinite Stall */
167
#define ANOMALY_05000443 (1)
168
/* The WURESET Bit in the SYSCR Register is not Functional */
169
#define ANOMALY_05000445 (1)
170
/* BCODE_QUICKBOOT, BCODE_ALLBOOT, and BCODE_FULLBOOT Settings in SYSCR Register Not Functional */
171
#define ANOMALY_05000451 (1)
172
/* Incorrect Default Hysteresis Setting for RESET, NMI, and BMODE Signals */
173
#define ANOMALY_05000452 (1)
174
/* USB Receive Interrupt Is Not Generated in DMA Mode 1 */
175
#define ANOMALY_05000456 (1)
176
/* Host DMA Port Responds to Certain Bus Activity Without HOST_CE Assertion */
177
#define ANOMALY_05000457 (1)
85
#define ANOMALY_05000401 (1)
179
87
/* Anomalies that don't exist on this proc */
180
88
#define ANOMALY_05000125 (0)
181
89
#define ANOMALY_05000158 (0)
182
#define ANOMALY_05000171 (0)
183
90
#define ANOMALY_05000183 (0)
184
91
#define ANOMALY_05000198 (0)
185
#define ANOMALY_05000227 (0)
186
92
#define ANOMALY_05000230 (0)
187
#define ANOMALY_05000242 (0)
188
93
#define ANOMALY_05000244 (0)
189
94
#define ANOMALY_05000261 (0)
190
95
#define ANOMALY_05000263 (0)
191
96
#define ANOMALY_05000266 (0)
192
97
#define ANOMALY_05000273 (0)
193
#define ANOMALY_05000278 (0)
194
#define ANOMALY_05000285 (0)
195
#define ANOMALY_05000305 (0)
196
98
#define ANOMALY_05000307 (0)
197
99
#define ANOMALY_05000311 (0)
198
#define ANOMALY_05000312 (0)
199
100
#define ANOMALY_05000323 (0)
200
#define ANOMALY_05000362 (1)
101
#define ANOMALY_05000353 (1)
201
102
#define ANOMALY_05000363 (0)
202
#define ANOMALY_05000412 (0)
203
#define ANOMALY_05000447 (0)
204
#define ANOMALY_05000448 (0)
added
removed
include/asm-blackfin/mach-bf527/anomaly.h
