2
* Tiny Code Generator for QEMU
4
* Copyright (c) 2008 Fabrice Bellard
6
* Permission is hereby granted, free of charge, to any person obtaining a copy
7
* of this software and associated documentation files (the "Software"), to deal
8
* in the Software without restriction, including without limitation the rights
9
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10
* copies of the Software, and to permit persons to whom the Software is
11
* furnished to do so, subject to the following conditions:
13
* The above copyright notice and this permission notice shall be included in
14
* all copies or substantial portions of the Software.
16
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
24
#define TCG_TARGET_SPARC 1
26
#define TCG_TARGET_WORDS_BIGENDIAN
28
#define TCG_TARGET_NB_REGS 32
65
#define TCG_CT_CONST_S11 0x100
66
#define TCG_CT_CONST_S13 0x200
68
/* used for function call generation */
69
#define TCG_REG_CALL_STACK TCG_REG_I6
71
// Reserve space for AREG0
72
#define TCG_TARGET_STACK_MINFRAME (176 + 4 * (int)sizeof(long) + \
73
TCG_STATIC_CALL_ARGS_SIZE)
74
#define TCG_TARGET_CALL_STACK_OFFSET (2047 - 16)
75
#define TCG_TARGET_STACK_ALIGN 16
77
// AREG0 + one word for alignment
78
#define TCG_TARGET_STACK_MINFRAME (92 + (2 + 1) * (int)sizeof(long) + \
79
TCG_STATIC_CALL_ARGS_SIZE)
80
#define TCG_TARGET_CALL_STACK_OFFSET TCG_TARGET_STACK_MINFRAME
81
#define TCG_TARGET_STACK_ALIGN 8
85
#define TCG_TARGET_EXTEND_ARGS 1
88
/* optional instructions */
89
#define TCG_TARGET_HAS_div_i32 1
90
#define TCG_TARGET_HAS_rot_i32 0
91
#define TCG_TARGET_HAS_ext8s_i32 0
92
#define TCG_TARGET_HAS_ext16s_i32 0
93
#define TCG_TARGET_HAS_ext8u_i32 0
94
#define TCG_TARGET_HAS_ext16u_i32 0
95
#define TCG_TARGET_HAS_bswap16_i32 0
96
#define TCG_TARGET_HAS_bswap32_i32 0
97
#define TCG_TARGET_HAS_neg_i32 1
98
#define TCG_TARGET_HAS_not_i32 1
99
#define TCG_TARGET_HAS_andc_i32 1
100
#define TCG_TARGET_HAS_orc_i32 1
101
#define TCG_TARGET_HAS_eqv_i32 0
102
#define TCG_TARGET_HAS_nand_i32 0
103
#define TCG_TARGET_HAS_nor_i32 0
104
#define TCG_TARGET_HAS_deposit_i32 0
106
#if TCG_TARGET_REG_BITS == 64
107
#define TCG_TARGET_HAS_div_i64 1
108
#define TCG_TARGET_HAS_rot_i64 0
109
#define TCG_TARGET_HAS_ext8s_i64 0
110
#define TCG_TARGET_HAS_ext16s_i64 0
111
#define TCG_TARGET_HAS_ext32s_i64 1
112
#define TCG_TARGET_HAS_ext8u_i64 0
113
#define TCG_TARGET_HAS_ext16u_i64 0
114
#define TCG_TARGET_HAS_ext32u_i64 1
115
#define TCG_TARGET_HAS_bswap16_i64 0
116
#define TCG_TARGET_HAS_bswap32_i64 0
117
#define TCG_TARGET_HAS_bswap64_i64 0
118
#define TCG_TARGET_HAS_neg_i64 1
119
#define TCG_TARGET_HAS_not_i64 1
120
#define TCG_TARGET_HAS_andc_i64 1
121
#define TCG_TARGET_HAS_orc_i64 1
122
#define TCG_TARGET_HAS_eqv_i64 0
123
#define TCG_TARGET_HAS_nand_i64 0
124
#define TCG_TARGET_HAS_nor_i64 0
125
#define TCG_TARGET_HAS_deposit_i64 0
128
/* Note: must be synced with dyngen-exec.h */
129
#ifdef CONFIG_SOLARIS
130
#define TCG_AREG0 TCG_REG_G2
131
#elif defined(__sparc_v9__)
132
#define TCG_AREG0 TCG_REG_G5
134
#define TCG_AREG0 TCG_REG_G6
137
static inline void flush_icache_range(unsigned long start, unsigned long stop)
141
p = start & ~(8UL - 1UL);
142
stop = (stop + (8UL - 1UL)) & ~(8UL - 1UL);
144
for (; p < stop; p += 8)
145
__asm__ __volatile__("flush\t%0" : : "r" (p));
added
removed
tcg/sparc/tcg-target.h
