1
//===-- llvm/Target/TargetOpcodes.h - Target Indep Opcodes ------*- C++ -*-===//
3
// The LLVM Compiler Infrastructure
5
// This file is distributed under the University of Illinois Open Source
6
// License. See LICENSE.TXT for details.
8
//===----------------------------------------------------------------------===//
10
// This file defines the target independent instruction opcodes.
12
//===----------------------------------------------------------------------===//
14
#ifndef LLVM_TARGET_TARGETOPCODES_H
15
#define LLVM_TARGET_TARGETOPCODES_H
19
/// Invariant opcodes: All instruction sets have these as their low opcodes.
21
/// Every instruction defined here must also appear in Target.td and the order
22
/// must be the same as in CodeGenTarget.cpp.
24
namespace TargetOpcode {
32
/// KILL - This instruction is a noop that is used only to adjust the
33
/// liveness of registers. This can be useful when dealing with
37
/// EXTRACT_SUBREG - This instruction takes two operands: a register
38
/// that has subregisters, and a subregister index. It returns the
39
/// extracted subregister value. This is commonly used to implement
40
/// truncation operations on target architectures which support it.
43
/// INSERT_SUBREG - This instruction takes three operands: a register that
44
/// has subregisters, a register providing an insert value, and a
45
/// subregister index. It returns the value of the first register with the
46
/// value of the second register inserted. The first register is often
47
/// defined by an IMPLICIT_DEF, because it is commonly used to implement
48
/// anyext operations on target architectures which support it.
51
/// IMPLICIT_DEF - This is the MachineInstr-level equivalent of undef.
54
/// SUBREG_TO_REG - This instruction is similar to INSERT_SUBREG except that
55
/// the first operand is an immediate integer constant. This constant is
56
/// often zero, because it is commonly used to assert that the instruction
57
/// defining the register implicitly clears the high bits.
60
/// COPY_TO_REGCLASS - This instruction is a placeholder for a plain
61
/// register-to-register copy into a specific register class. This is only
62
/// used between instruction selection and MachineInstr creation, before
63
/// virtual registers have been created for all the instructions, and it's
64
/// only needed in cases where the register classes implied by the
65
/// instructions are insufficient. It is emitted as a COPY MachineInstr.
66
COPY_TO_REGCLASS = 10,
68
/// DBG_VALUE - a mapping of the llvm.dbg.value intrinsic
71
/// REG_SEQUENCE - This variadic instruction is used to form a register that
72
/// represent a consecutive sequence of sub-registers. It's used as register
73
/// coalescing / allocation aid and must be eliminated before code emission.
74
/// e.g. v1027 = REG_SEQUENCE v1024, 3, v1025, 4, v1026, 5
75
/// After register coalescing references of v1024 should be replace with
76
/// v1027:3, v1025 with v1027:4, etc.
79
/// COPY - Target-independent register copy. This instruction can also be
80
/// used to copy between subregisters of virtual registers.
83
} // end namespace TargetOpcode
84
} // end namespace llvm