59
60
#define READ_FROM_NVRAM(_outvar, name, buf) \
60
if (nvram_getenv(name, buf, sizeof(buf)) >= 0)\
61
sprom->_outvar = simple_strtoul(buf, NULL, 0);
63
static void bcm47xx_fill_sprom(struct ssb_sprom *sprom)
61
if (nvram_getprefix(prefix, name, buf, sizeof(buf)) >= 0)\
62
sprom->_outvar = simple_strtoul(buf, NULL, 0);
64
#define READ_FROM_NVRAM2(_outvar, name1, name2, buf) \
65
if (nvram_getprefix(prefix, name1, buf, sizeof(buf)) >= 0 || \
66
nvram_getprefix(prefix, name2, buf, sizeof(buf)) >= 0)\
67
sprom->_outvar = simple_strtoul(buf, NULL, 0);
69
static inline int nvram_getprefix(const char *prefix, char *name,
75
snprintf(key, sizeof(key), "%s%s", prefix, name);
76
return nvram_getenv(key, buf, len);
79
return nvram_getenv(name, buf, len);
82
static u32 nvram_getu32(const char *name, char *buf, int len)
88
snprintf(key, sizeof(key), "%s0", name);
89
rv = nvram_getenv(key, buf, len);
90
/* return 0 here so this looks like unset */
93
var0 = simple_strtoul(buf, NULL, 0);
95
snprintf(key, sizeof(key), "%s1", name);
96
rv = nvram_getenv(key, buf, len);
99
var1 = simple_strtoul(buf, NULL, 0);
100
return var1 << 16 | var0;
103
static void bcm47xx_fill_sprom(struct ssb_sprom *sprom, const char *prefix)
70
110
sprom->revision = 1; /* Fallback: Old hardware does not define this. */
71
111
READ_FROM_NVRAM(revision, "sromrev", buf);
72
if (nvram_getenv("il0macaddr", buf, sizeof(buf)) >= 0)
112
if (nvram_getprefix(prefix, "il0macaddr", buf, sizeof(buf)) >= 0 ||
113
nvram_getprefix(prefix, "macaddr", buf, sizeof(buf)) >= 0)
73
114
nvram_parse_macaddr(buf, sprom->il0mac);
74
if (nvram_getenv("et0macaddr", buf, sizeof(buf)) >= 0)
115
if (nvram_getprefix(prefix, "et0macaddr", buf, sizeof(buf)) >= 0)
75
116
nvram_parse_macaddr(buf, sprom->et0mac);
76
if (nvram_getenv("et1macaddr", buf, sizeof(buf)) >= 0)
117
if (nvram_getprefix(prefix, "et1macaddr", buf, sizeof(buf)) >= 0)
77
118
nvram_parse_macaddr(buf, sprom->et1mac);
78
119
READ_FROM_NVRAM(et0phyaddr, "et0phyaddr", buf);
79
120
READ_FROM_NVRAM(et1phyaddr, "et1phyaddr", buf);
95
136
READ_FROM_NVRAM(pa1hib0, "pa1hib0", buf);
96
137
READ_FROM_NVRAM(pa1hib2, "pa1hib1", buf);
97
138
READ_FROM_NVRAM(pa1hib1, "pa1hib2", buf);
98
READ_FROM_NVRAM(gpio0, "wl0gpio0", buf);
99
READ_FROM_NVRAM(gpio1, "wl0gpio1", buf);
100
READ_FROM_NVRAM(gpio2, "wl0gpio2", buf);
101
READ_FROM_NVRAM(gpio3, "wl0gpio3", buf);
102
READ_FROM_NVRAM(maxpwr_bg, "pa0maxpwr", buf);
103
READ_FROM_NVRAM(maxpwr_al, "pa1lomaxpwr", buf);
104
READ_FROM_NVRAM(maxpwr_a, "pa1maxpwr", buf);
105
READ_FROM_NVRAM(maxpwr_ah, "pa1himaxpwr", buf);
106
READ_FROM_NVRAM(itssi_a, "pa1itssit", buf);
107
READ_FROM_NVRAM(itssi_bg, "pa0itssit", buf);
139
READ_FROM_NVRAM2(gpio0, "ledbh0", "wl0gpio0", buf);
140
READ_FROM_NVRAM2(gpio1, "ledbh1", "wl0gpio1", buf);
141
READ_FROM_NVRAM2(gpio2, "ledbh2", "wl0gpio2", buf);
142
READ_FROM_NVRAM2(gpio3, "ledbh3", "wl0gpio3", buf);
143
READ_FROM_NVRAM2(maxpwr_bg, "maxp2ga0", "pa0maxpwr", buf);
144
READ_FROM_NVRAM2(maxpwr_al, "maxp5gla0", "pa1lomaxpwr", buf);
145
READ_FROM_NVRAM2(maxpwr_a, "maxp5ga0", "pa1maxpwr", buf);
146
READ_FROM_NVRAM2(maxpwr_ah, "maxp5gha0", "pa1himaxpwr", buf);
147
READ_FROM_NVRAM2(itssi_bg, "itt5ga0", "pa0itssit", buf);
148
READ_FROM_NVRAM2(itssi_a, "itt2ga0", "pa1itssit", buf);
108
149
READ_FROM_NVRAM(tri2g, "tri2g", buf);
109
150
READ_FROM_NVRAM(tri5gl, "tri5gl", buf);
110
151
READ_FROM_NVRAM(tri5g, "tri5g", buf);
111
152
READ_FROM_NVRAM(tri5gh, "tri5gh", buf);
153
READ_FROM_NVRAM(txpid2g[0], "txpid2ga0", buf);
154
READ_FROM_NVRAM(txpid2g[1], "txpid2ga1", buf);
155
READ_FROM_NVRAM(txpid2g[2], "txpid2ga2", buf);
156
READ_FROM_NVRAM(txpid2g[3], "txpid2ga3", buf);
157
READ_FROM_NVRAM(txpid5g[0], "txpid5ga0", buf);
158
READ_FROM_NVRAM(txpid5g[1], "txpid5ga1", buf);
159
READ_FROM_NVRAM(txpid5g[2], "txpid5ga2", buf);
160
READ_FROM_NVRAM(txpid5g[3], "txpid5ga3", buf);
161
READ_FROM_NVRAM(txpid5gl[0], "txpid5gla0", buf);
162
READ_FROM_NVRAM(txpid5gl[1], "txpid5gla1", buf);
163
READ_FROM_NVRAM(txpid5gl[2], "txpid5gla2", buf);
164
READ_FROM_NVRAM(txpid5gl[3], "txpid5gla3", buf);
165
READ_FROM_NVRAM(txpid5gh[0], "txpid5gha0", buf);
166
READ_FROM_NVRAM(txpid5gh[1], "txpid5gha1", buf);
167
READ_FROM_NVRAM(txpid5gh[2], "txpid5gha2", buf);
168
READ_FROM_NVRAM(txpid5gh[3], "txpid5gha3", buf);
112
169
READ_FROM_NVRAM(rxpo2g, "rxpo2g", buf);
113
170
READ_FROM_NVRAM(rxpo5g, "rxpo5g", buf);
114
171
READ_FROM_NVRAM(rssisav2g, "rssisav2g", buf);
120
177
READ_FROM_NVRAM(rssismf5g, "rssismf5g", buf);
121
178
READ_FROM_NVRAM(bxa5g, "bxa5g", buf);
122
179
READ_FROM_NVRAM(cck2gpo, "cck2gpo", buf);
123
READ_FROM_NVRAM(ofdm2gpo, "ofdm2gpo", buf);
124
READ_FROM_NVRAM(ofdm5glpo, "ofdm5glpo", buf);
125
READ_FROM_NVRAM(ofdm5gpo, "ofdm5gpo", buf);
126
READ_FROM_NVRAM(ofdm5ghpo, "ofdm5ghpo", buf);
128
if (nvram_getenv("boardflags", buf, sizeof(buf)) >= 0) {
181
sprom->ofdm2gpo = nvram_getu32("ofdm2gpo", buf, sizeof(buf));
182
sprom->ofdm5glpo = nvram_getu32("ofdm5glpo", buf, sizeof(buf));
183
sprom->ofdm5gpo = nvram_getu32("ofdm5gpo", buf, sizeof(buf));
184
sprom->ofdm5ghpo = nvram_getu32("ofdm5ghpo", buf, sizeof(buf));
186
READ_FROM_NVRAM(antenna_gain.ghz24.a0, "ag0", buf);
187
READ_FROM_NVRAM(antenna_gain.ghz24.a1, "ag1", buf);
188
READ_FROM_NVRAM(antenna_gain.ghz24.a2, "ag2", buf);
189
READ_FROM_NVRAM(antenna_gain.ghz24.a3, "ag3", buf);
190
memcpy(&sprom->antenna_gain.ghz5, &sprom->antenna_gain.ghz24,
191
sizeof(sprom->antenna_gain.ghz5));
193
if (nvram_getprefix(prefix, "boardflags", buf, sizeof(buf)) >= 0) {
129
194
boardflags = simple_strtoul(buf, NULL, 0);
130
195
if (boardflags) {
131
196
sprom->boardflags_lo = (boardflags & 0x0000FFFFU);
132
197
sprom->boardflags_hi = (boardflags & 0xFFFF0000U) >> 16;
135
if (nvram_getenv("boardflags2", buf, sizeof(buf)) >= 0) {
200
if (nvram_getprefix(prefix, "boardflags2", buf, sizeof(buf)) >= 0) {
136
201
boardflags = simple_strtoul(buf, NULL, 0);
137
202
if (boardflags) {
138
203
sprom->boardflags2_lo = (boardflags & 0x0000FFFFU);