24
24
#ifndef _LINUX_WL12XX_H
25
25
#define _LINUX_WL12XX_H
27
/* The board reference clock values */
29
WL12XX_REFCLOCK_19 = 0, /* 19.2 MHz */
30
WL12XX_REFCLOCK_26 = 1, /* 26 MHz */
31
WL12XX_REFCLOCK_38 = 2, /* 38.4 MHz */
32
WL12XX_REFCLOCK_54 = 3, /* 54 MHz */
27
/* Reference clock values */
29
WL12XX_REFCLOCK_19 = 0, /* 19.2 MHz */
30
WL12XX_REFCLOCK_26 = 1, /* 26 MHz */
31
WL12XX_REFCLOCK_38 = 2, /* 38.4 MHz */
32
WL12XX_REFCLOCK_52 = 3, /* 52 MHz */
33
WL12XX_REFCLOCK_38_XTAL = 4, /* 38.4 MHz, XTAL */
34
WL12XX_REFCLOCK_26_XTAL = 5, /* 26 MHz, XTAL */
37
/* TCXO clock values */
39
WL12XX_TCXOCLOCK_19_2 = 0, /* 19.2MHz */
40
WL12XX_TCXOCLOCK_26 = 1, /* 26 MHz */
41
WL12XX_TCXOCLOCK_38_4 = 2, /* 38.4MHz */
42
WL12XX_TCXOCLOCK_52 = 3, /* 52 MHz */
43
WL12XX_TCXOCLOCK_16_368 = 4, /* 16.368 MHz */
44
WL12XX_TCXOCLOCK_32_736 = 5, /* 32.736 MHz */
45
WL12XX_TCXOCLOCK_16_8 = 6, /* 16.8 MHz */
46
WL12XX_TCXOCLOCK_33_6 = 7, /* 33.6 MHz */
35
49
struct wl12xx_platform_data {
40
54
int board_ref_clock;
56
unsigned long platform_quirks;
59
/* Platform does not support level trigger interrupts */
60
#define WL12XX_PLATFORM_QUIRK_EDGE_IRQ BIT(0)
43
62
#ifdef CONFIG_WL12XX_PLATFORM_DATA
45
64
int wl12xx_set_platform_data(const struct wl12xx_platform_data *data);