2
* Qemu PowerPC 440 chip emulation
4
* Copyright 2007 IBM Corporation.
6
* Jerone Young <jyoung5@us.ibm.com>
7
* Christian Ehrhardt <ehrhardt@linux.vnet.ibm.com>
8
* Hollis Blanchard <hollisb@us.ibm.com>
10
* This work is licensed under the GNU GPL license version 2 or later.
24
#define PPC440EP_PCI_CONFIG 0xeec00000
25
#define PPC440EP_PCI_INTACK 0xeed00000
26
#define PPC440EP_PCI_SPECIAL 0xeed00000
27
#define PPC440EP_PCI_REGS 0xef400000
28
#define PPC440EP_PCI_IO 0xe8000000
29
#define PPC440EP_PCI_IOLEN 0x00010000
31
#define PPC440EP_SDRAM_NR_BANKS 4
33
static const unsigned int ppc440ep_sdram_bank_sizes[] = {
34
256<<20, 128<<20, 64<<20, 32<<20, 16<<20, 8<<20, 0
37
CPUState *ppc440ep_init(ram_addr_t *ram_size, PCIBus **pcip,
38
const unsigned int pci_irq_nrs[4], int do_init,
39
const char *cpu_model)
41
target_phys_addr_t ram_bases[PPC440EP_SDRAM_NR_BANKS];
42
target_phys_addr_t ram_sizes[PPC440EP_SDRAM_NR_BANKS];
48
if (cpu_model == NULL) {
49
cpu_model = "440-Xilinx"; // XXX: should be 440EP
51
env = cpu_init(cpu_model);
53
fprintf(stderr, "Unable to initialize CPU!\n");
57
ppc_dcr_init(env, NULL, NULL);
59
/* interrupt controller */
60
irqs = qemu_mallocz(sizeof(qemu_irq) * PPCUIC_OUTPUT_NB);
61
irqs[PPCUIC_OUTPUT_INT] = ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_INT];
62
irqs[PPCUIC_OUTPUT_CINT] = ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_CINT];
63
pic = ppcuic_init(env, irqs, 0x0C0, 0, 1);
65
/* SDRAM controller */
66
memset(ram_bases, 0, sizeof(ram_bases));
67
memset(ram_sizes, 0, sizeof(ram_sizes));
68
*ram_size = ppc4xx_sdram_adjust(*ram_size, PPC440EP_SDRAM_NR_BANKS,
70
ppc440ep_sdram_bank_sizes);
71
/* XXX 440EP's ECC interrupts are on UIC1, but we've only created UIC0. */
72
ppc4xx_sdram_init(env, pic[14], PPC440EP_SDRAM_NR_BANKS, ram_bases,
76
pci_irqs = qemu_malloc(sizeof(qemu_irq) * 4);
77
pci_irqs[0] = pic[pci_irq_nrs[0]];
78
pci_irqs[1] = pic[pci_irq_nrs[1]];
79
pci_irqs[2] = pic[pci_irq_nrs[2]];
80
pci_irqs[3] = pic[pci_irq_nrs[3]];
81
*pcip = ppc4xx_pci_init(env, pci_irqs,
87
printf("couldn't create PCI controller!\n");
89
isa_mmio_init(PPC440EP_PCI_IO, PPC440EP_PCI_IOLEN);
91
if (serial_hds[0] != NULL) {
92
serial_mm_init(0xef600300, 0, pic[0], PPC_SERIAL_MM_BAUDBASE,
95
if (serial_hds[1] != NULL) {
96
serial_mm_init(0xef600400, 0, pic[1], PPC_SERIAL_MM_BAUDBASE,