1
* ARM Performance Monitor Units
3
ARM cores often have a PMU for counting cpu and cache events like cache misses
4
and hits. The interface to the PMU is part of the ARM ARM. The ARM PMU
5
representation in the device tree should be done as under:-
9
- compatible : should be one of
14
- interrupts : 1 combined interrupt or 1 per core.
19
compatible = "arm,cortex-a9-pmu";
20
interrupts = <100 101>;