1
//=====---- ARMSubtarget.h - Define Subtarget for the ARM -----*- C++ -*--====//
3
// The LLVM Compiler Infrastructure
5
// This file is distributed under the University of Illinois Open Source
6
// License. See LICENSE.TXT for details.
8
//===----------------------------------------------------------------------===//
10
// This file declares the ARM specific subclass of TargetSubtarget.
12
//===----------------------------------------------------------------------===//
14
#ifndef ARMSUBTARGET_H
15
#define ARMSUBTARGET_H
17
#include "llvm/Target/TargetInstrItineraries.h"
18
#include "llvm/Target/TargetMachine.h"
19
#include "llvm/Target/TargetSubtarget.h"
20
#include "ARMBaseRegisterInfo.h"
26
class ARMSubtarget : public TargetSubtarget {
29
V4T, V5T, V5TE, V6, V6T2, V7A
33
None, VFPv2, VFPv3, NEON
41
/// ARMArchVersion - ARM architecture version: V4T (base), V5T, V5TE,
43
ARMArchEnum ARMArchVersion;
45
/// ARMFPUType - Floating Point Unit type.
48
/// UseNEONForSinglePrecisionFP - if the NEONFP attribute has been
49
/// specified. Use the method useNEONForSinglePrecisionFP() to
50
/// determine if NEON should actually be used.
51
bool UseNEONForSinglePrecisionFP;
53
/// IsThumb - True if we are in thumb mode, false if in ARM mode.
56
/// ThumbMode - Indicates supported Thumb version.
57
ThumbTypeEnum ThumbMode;
59
/// PostRAScheduler - True if using post-register-allocation scheduler.
62
/// IsR9Reserved - True if R9 is a not available as general purpose register.
65
/// UseMovt - True if MOVT / MOVW pairs are used for materialization of 32-bit
66
/// imms (including global addresses).
69
/// stackAlignment - The minimum alignment known to hold of the stack frame on
70
/// entry to the function and which must be maintained by every function.
71
unsigned stackAlignment;
73
/// CPUString - String name of used CPU.
74
std::string CPUString;
76
/// Selected instruction itineraries (one entry per itinerary class.)
77
InstrItineraryData InstrItins;
86
ARM_ABI_AAPCS // ARM EABI
89
/// This constructor initializes the data members to match that
90
/// of the specified triple.
92
ARMSubtarget(const std::string &TT, const std::string &FS, bool isThumb);
94
/// getMaxInlineSizeThreshold - Returns the maximum memset / memcpy size
95
/// that still makes it profitable to inline the call.
96
unsigned getMaxInlineSizeThreshold() const {
97
// FIXME: For now, we don't lower memcpy's to loads / stores for Thumb.
98
// Change this once Thumb ldmia / stmia support is added.
99
return isThumb() ? 0 : 64;
101
/// ParseSubtargetFeatures - Parses features string setting specified
102
/// subtarget options. Definition of function is auto generated by tblgen.
103
std::string ParseSubtargetFeatures(const std::string &FS,
104
const std::string &CPU);
106
bool hasV4TOps() const { return ARMArchVersion >= V4T; }
107
bool hasV5TOps() const { return ARMArchVersion >= V5T; }
108
bool hasV5TEOps() const { return ARMArchVersion >= V5TE; }
109
bool hasV6Ops() const { return ARMArchVersion >= V6; }
110
bool hasV6T2Ops() const { return ARMArchVersion >= V6T2; }
111
bool hasV7Ops() const { return ARMArchVersion >= V7A; }
113
bool hasVFP2() const { return ARMFPUType >= VFPv2; }
114
bool hasVFP3() const { return ARMFPUType >= VFPv3; }
115
bool hasNEON() const { return ARMFPUType >= NEON; }
116
bool useNEONForSinglePrecisionFP() const {
117
return hasNEON() && UseNEONForSinglePrecisionFP; }
119
bool isTargetDarwin() const { return TargetType == isDarwin; }
120
bool isTargetELF() const { return TargetType == isELF; }
122
bool isAPCS_ABI() const { return TargetABI == ARM_ABI_APCS; }
123
bool isAAPCS_ABI() const { return TargetABI == ARM_ABI_AAPCS; }
125
bool isThumb() const { return IsThumb; }
126
bool isThumb1Only() const { return IsThumb && (ThumbMode == Thumb1); }
127
bool isThumb2() const { return IsThumb && (ThumbMode == Thumb2); }
128
bool hasThumb2() const { return ThumbMode >= Thumb2; }
130
bool isR9Reserved() const { return IsR9Reserved; }
132
bool useMovt() const { return UseMovt && hasV6T2Ops(); }
134
const std::string & getCPUString() const { return CPUString; }
136
/// enablePostRAScheduler - True at 'More' optimization.
137
bool enablePostRAScheduler(CodeGenOpt::Level OptLevel,
138
TargetSubtarget::AntiDepBreakMode& Mode,
139
RegClassVector& CriticalPathRCs) const;
141
/// getInstrItins - Return the instruction itineraies based on subtarget
143
const InstrItineraryData &getInstrItineraryData() const { return InstrItins; }
145
/// getStackAlignment - Returns the minimum alignment known to hold of the
146
/// stack frame on entry to the function and which must be maintained by every
147
/// function for this subtarget.
148
unsigned getStackAlignment() const { return stackAlignment; }
150
/// GVIsIndirectSymbol - true if the GV will be accessed via an indirect
152
bool GVIsIndirectSymbol(GlobalValue *GV, Reloc::Model RelocM) const;
154
} // End llvm namespace
156
#endif // ARMSUBTARGET_H