1
; RUN: llc < %s -mtriple=x86_64-linux-gnu -tailcallopt -code-model=large | FileCheck %s
3
declare fastcc i32 @callee(i32 %arg)
4
define fastcc i32 @directcall(i32 %arg) {
6
; This is the large code model, so &callee may not fit into the jmp
7
; instruction. Instead, stick it into a register.
8
; CHECK: movabsq $callee, [[REGISTER:%r[a-z0-9]+]]
9
; CHECK: jmpq *[[REGISTER]] # TAILCALL
10
%res = tail call fastcc i32 @callee(i32 %arg)
14
; Check that the register used for an indirect tail call doesn't
15
; clobber any of the arguments.
16
define fastcc i32 @indirect_manyargs(i32(i32,i32,i32,i32,i32,i32,i32)* %target) {
17
; Adjust the stack to enter the function. (The amount of the
18
; adjustment may change in the future, in which case the location of
19
; the stack argument and the return adjustment will change too.)
20
; CHECK: subq $8, %rsp
21
; Put the call target into R11, which won't be clobbered while restoring
22
; callee-saved registers and won't be used for passing arguments.
23
; CHECK: movq %rdi, %r11
24
; Pass the stack argument.
25
; CHECK: movl $7, 16(%rsp)
26
; Pass the register arguments, in the right registers.
27
; CHECK: movl $1, %edi
28
; CHECK: movl $2, %esi
29
; CHECK: movl $3, %edx
30
; CHECK: movl $4, %ecx
31
; CHECK: movl $5, %r8d
32
; CHECK: movl $6, %r9d
33
; Adjust the stack to "return".
34
; CHECK: addq $8, %rsp
35
; And tail-call to the target.
36
; CHECK: jmpq *%r11 # TAILCALL
37
%res = tail call fastcc i32 %target(i32 1, i32 2, i32 3, i32 4, i32 5,
42
; Check that the register used for a direct tail call doesn't clobber
43
; any of the arguments.
44
declare fastcc i32 @manyargs_callee(i32,i32,i32,i32,i32,i32,i32)
45
define fastcc i32 @direct_manyargs() {
46
; Adjust the stack to enter the function. (The amount of the
47
; adjustment may change in the future, in which case the location of
48
; the stack argument and the return adjustment will change too.)
49
; CHECK: subq $8, %rsp
50
; Pass the stack argument.
51
; CHECK: movl $7, 16(%rsp)
52
; Pass the register arguments, in the right registers.
53
; CHECK: movl $1, %edi
54
; CHECK: movl $2, %esi
55
; CHECK: movl $3, %edx
56
; CHECK: movl $4, %ecx
57
; CHECK: movl $5, %r8d
58
; CHECK: movl $6, %r9d
59
; This is the large code model, so &manyargs_callee may not fit into
60
; the jmp instruction. Put it into R11, which won't be clobbered
61
; while restoring callee-saved registers and won't be used for passing
63
; CHECK: movabsq $manyargs_callee, %r11
64
; Adjust the stack to "return".
65
; CHECK: addq $8, %rsp
66
; And tail-call to the target.
67
; CHECK: jmpq *%r11 # TAILCALL
68
%res = tail call fastcc i32 @manyargs_callee(i32 1, i32 2, i32 3, i32 4,