2
* Copyright (C) 2007-2009, OpenWrt.org, Florian Fainelli <florian@openwrt.org>
3
* GPIOLIB support for Au1000, Au1500, Au1100, Au1550 and Au12x0.
5
* This program is free software; you can redistribute it and/or modify it
6
* under the terms of the GNU General Public License as published by the
7
* Free Software Foundation; either version 2 of the License, or (at your
8
* option) any later version.
10
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
11
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
12
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
13
* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
14
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
15
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
16
* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
17
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
18
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
19
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
21
* You should have received a copy of the GNU General Public License along
22
* with this program; if not, write to the Free Software Foundation, Inc.,
23
* 675 Mass Ave, Cambridge, MA 02139, USA.
26
* au1000 SoC have only one GPIO block : GPIO1
27
* Au1100, Au15x0, Au12x0 have a second one : GPIO2
30
#include <linux/kernel.h>
31
#include <linux/module.h>
32
#include <linux/types.h>
33
#include <linux/platform_device.h>
34
#include <linux/gpio.h>
36
#include <asm/mach-au1x00/au1000.h>
37
#include <asm/mach-au1x00/gpio.h>
39
static int gpio2_get(struct gpio_chip *chip, unsigned offset)
41
return alchemy_gpio2_get_value(offset + ALCHEMY_GPIO2_BASE);
44
static void gpio2_set(struct gpio_chip *chip, unsigned offset, int value)
46
alchemy_gpio2_set_value(offset + ALCHEMY_GPIO2_BASE, value);
49
static int gpio2_direction_input(struct gpio_chip *chip, unsigned offset)
51
return alchemy_gpio2_direction_input(offset + ALCHEMY_GPIO2_BASE);
54
static int gpio2_direction_output(struct gpio_chip *chip, unsigned offset,
57
return alchemy_gpio2_direction_output(offset + ALCHEMY_GPIO2_BASE,
61
static int gpio2_to_irq(struct gpio_chip *chip, unsigned offset)
63
return alchemy_gpio2_to_irq(offset + ALCHEMY_GPIO2_BASE);
67
static int gpio1_get(struct gpio_chip *chip, unsigned offset)
69
return alchemy_gpio1_get_value(offset + ALCHEMY_GPIO1_BASE);
72
static void gpio1_set(struct gpio_chip *chip,
73
unsigned offset, int value)
75
alchemy_gpio1_set_value(offset + ALCHEMY_GPIO1_BASE, value);
78
static int gpio1_direction_input(struct gpio_chip *chip, unsigned offset)
80
return alchemy_gpio1_direction_input(offset + ALCHEMY_GPIO1_BASE);
83
static int gpio1_direction_output(struct gpio_chip *chip,
84
unsigned offset, int value)
86
return alchemy_gpio1_direction_output(offset + ALCHEMY_GPIO1_BASE,
90
static int gpio1_to_irq(struct gpio_chip *chip, unsigned offset)
92
return alchemy_gpio1_to_irq(offset + ALCHEMY_GPIO1_BASE);
95
struct gpio_chip alchemy_gpio_chip[] = {
97
.label = "alchemy-gpio1",
98
.direction_input = gpio1_direction_input,
99
.direction_output = gpio1_direction_output,
102
.to_irq = gpio1_to_irq,
103
.base = ALCHEMY_GPIO1_BASE,
104
.ngpio = ALCHEMY_GPIO1_NUM,
107
.label = "alchemy-gpio2",
108
.direction_input = gpio2_direction_input,
109
.direction_output = gpio2_direction_output,
112
.to_irq = gpio2_to_irq,
113
.base = ALCHEMY_GPIO2_BASE,
114
.ngpio = ALCHEMY_GPIO2_NUM,
118
static int __init alchemy_gpiolib_init(void)
120
gpiochip_add(&alchemy_gpio_chip[0]);
121
if (alchemy_get_cputype() != ALCHEMY_CPU_AU1000)
122
gpiochip_add(&alchemy_gpio_chip[1]);
126
arch_initcall(alchemy_gpiolib_init);