2
* Copyright 2008-2010 Cisco Systems, Inc. All rights reserved.
3
* Copyright 2007 Nuova Systems, Inc. All rights reserved.
5
* This program is free software; you may redistribute it and/or modify
6
* it under the terms of the GNU General Public License as published by
7
* the Free Software Foundation; version 2 of the License.
9
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
10
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
11
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
12
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
13
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
14
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
15
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
20
#include <linux/kernel.h>
21
#include <linux/errno.h>
22
#include <linux/types.h>
23
#include <linux/pci.h>
24
#include <linux/netdevice.h>
26
#include "wq_enet_desc.h"
27
#include "rq_enet_desc.h"
28
#include "cq_enet_desc.h"
29
#include "vnic_resource.h"
30
#include "vnic_enet.h"
35
#include "vnic_intr.h"
36
#include "vnic_stats.h"
42
int enic_get_vnic_config(struct enic *enic)
44
struct vnic_enet_config *c = &enic->config;
47
err = vnic_dev_mac_addr(enic->vdev, enic->mac_addr);
49
dev_err(enic_get_dev(enic),
50
"Error getting MAC addr, %d\n", err);
54
#define GET_CONFIG(m) \
56
err = vnic_dev_spec(enic->vdev, \
57
offsetof(struct vnic_enet_config, m), \
58
sizeof(c->m), &c->m); \
60
dev_err(enic_get_dev(enic), \
61
"Error getting %s, %d\n", #m, err); \
67
GET_CONFIG(wq_desc_count);
68
GET_CONFIG(rq_desc_count);
70
GET_CONFIG(intr_timer_type);
71
GET_CONFIG(intr_mode);
72
GET_CONFIG(intr_timer_usec);
76
min_t(u32, ENIC_MAX_WQ_DESCS,
77
max_t(u32, ENIC_MIN_WQ_DESCS,
79
c->wq_desc_count &= 0xffffffe0; /* must be aligned to groups of 32 */
82
min_t(u32, ENIC_MAX_RQ_DESCS,
83
max_t(u32, ENIC_MIN_RQ_DESCS,
85
c->rq_desc_count &= 0xffffffe0; /* must be aligned to groups of 32 */
89
c->mtu = min_t(u16, ENIC_MAX_MTU,
90
max_t(u16, ENIC_MIN_MTU,
93
c->intr_timer_usec = min_t(u32,
94
INTR_COALESCE_HW_TO_USEC(VNIC_INTR_TIMER_MAX),
97
dev_info(enic_get_dev(enic),
98
"vNIC MAC addr %pM wq/rq %d/%d mtu %d\n",
99
enic->mac_addr, c->wq_desc_count, c->rq_desc_count, c->mtu);
100
dev_info(enic_get_dev(enic), "vNIC csum tx/rx %d/%d "
101
"tso %d intr timer %d usec rss %d\n",
102
ENIC_SETTING(enic, TXCSUM), ENIC_SETTING(enic, RXCSUM),
103
ENIC_SETTING(enic, TSO),
104
c->intr_timer_usec, ENIC_SETTING(enic, RSS));
109
int enic_add_vlan(struct enic *enic, u16 vlanid)
111
u64 a0 = vlanid, a1 = 0;
115
err = vnic_dev_cmd(enic->vdev, CMD_VLAN_ADD, &a0, &a1, wait);
117
dev_err(enic_get_dev(enic), "Can't add vlan id, %d\n", err);
122
int enic_del_vlan(struct enic *enic, u16 vlanid)
124
u64 a0 = vlanid, a1 = 0;
128
err = vnic_dev_cmd(enic->vdev, CMD_VLAN_DEL, &a0, &a1, wait);
130
dev_err(enic_get_dev(enic), "Can't delete vlan id, %d\n", err);
135
int enic_set_nic_cfg(struct enic *enic, u8 rss_default_cpu, u8 rss_hash_type,
136
u8 rss_hash_bits, u8 rss_base_cpu, u8 rss_enable, u8 tso_ipid_split_en,
143
vnic_set_nic_cfg(&nic_cfg, rss_default_cpu,
144
rss_hash_type, rss_hash_bits, rss_base_cpu,
145
rss_enable, tso_ipid_split_en, ig_vlan_strip_en);
150
return vnic_dev_cmd(enic->vdev, CMD_NIC_CFG, &a0, &a1, wait);
153
int enic_set_rss_key(struct enic *enic, dma_addr_t key_pa, u64 len)
155
u64 a0 = (u64)key_pa, a1 = len;
158
return vnic_dev_cmd(enic->vdev, CMD_RSS_KEY, &a0, &a1, wait);
161
int enic_set_rss_cpu(struct enic *enic, dma_addr_t cpu_pa, u64 len)
163
u64 a0 = (u64)cpu_pa, a1 = len;
166
return vnic_dev_cmd(enic->vdev, CMD_RSS_CPU, &a0, &a1, wait);
169
void enic_free_vnic_resources(struct enic *enic)
173
for (i = 0; i < enic->wq_count; i++)
174
vnic_wq_free(&enic->wq[i]);
175
for (i = 0; i < enic->rq_count; i++)
176
vnic_rq_free(&enic->rq[i]);
177
for (i = 0; i < enic->cq_count; i++)
178
vnic_cq_free(&enic->cq[i]);
179
for (i = 0; i < enic->intr_count; i++)
180
vnic_intr_free(&enic->intr[i]);
183
void enic_get_res_counts(struct enic *enic)
185
enic->wq_count = vnic_dev_get_res_count(enic->vdev, RES_TYPE_WQ);
186
enic->rq_count = vnic_dev_get_res_count(enic->vdev, RES_TYPE_RQ);
187
enic->cq_count = vnic_dev_get_res_count(enic->vdev, RES_TYPE_CQ);
188
enic->intr_count = vnic_dev_get_res_count(enic->vdev,
191
dev_info(enic_get_dev(enic),
192
"vNIC resources avail: wq %d rq %d cq %d intr %d\n",
193
enic->wq_count, enic->rq_count,
194
enic->cq_count, enic->intr_count);
197
void enic_init_vnic_resources(struct enic *enic)
199
enum vnic_dev_intr_mode intr_mode;
200
unsigned int mask_on_assertion;
201
unsigned int interrupt_offset;
202
unsigned int error_interrupt_enable;
203
unsigned int error_interrupt_offset;
204
unsigned int cq_index;
207
intr_mode = vnic_dev_get_intr_mode(enic->vdev);
209
/* Init RQ/WQ resources.
211
* RQ[0 - n-1] point to CQ[0 - n-1]
212
* WQ[0 - m-1] point to CQ[n - n+m-1]
214
* Error interrupt is not enabled for MSI.
218
case VNIC_DEV_INTR_MODE_INTX:
219
case VNIC_DEV_INTR_MODE_MSIX:
220
error_interrupt_enable = 1;
221
error_interrupt_offset = enic->intr_count - 2;
224
error_interrupt_enable = 0;
225
error_interrupt_offset = 0;
229
for (i = 0; i < enic->rq_count; i++) {
231
vnic_rq_init(&enic->rq[i],
233
error_interrupt_enable,
234
error_interrupt_offset);
237
for (i = 0; i < enic->wq_count; i++) {
238
cq_index = enic->rq_count + i;
239
vnic_wq_init(&enic->wq[i],
241
error_interrupt_enable,
242
error_interrupt_offset);
247
* CQ[0 - n+m-1] point to INTR[0] for INTx, MSI
248
* CQ[0 - n+m-1] point to INTR[0 - n+m-1] for MSI-X
251
for (i = 0; i < enic->cq_count; i++) {
254
case VNIC_DEV_INTR_MODE_MSIX:
255
interrupt_offset = i;
258
interrupt_offset = 0;
262
vnic_cq_init(&enic->cq[i],
263
0 /* flow_control_enable */,
264
1 /* color_enable */,
267
1 /* cq_tail_color */,
268
1 /* interrupt_enable */,
269
1 /* cq_entry_enable */,
270
0 /* cq_message_enable */,
272
0 /* cq_message_addr */);
275
/* Init INTR resources
277
* mask_on_assertion is not used for INTx due to the level-
278
* triggered nature of INTx
282
case VNIC_DEV_INTR_MODE_MSI:
283
case VNIC_DEV_INTR_MODE_MSIX:
284
mask_on_assertion = 1;
287
mask_on_assertion = 0;
291
for (i = 0; i < enic->intr_count; i++) {
292
vnic_intr_init(&enic->intr[i],
293
INTR_COALESCE_USEC_TO_HW(enic->config.intr_timer_usec),
294
enic->config.intr_timer_type,
299
int enic_alloc_vnic_resources(struct enic *enic)
301
enum vnic_dev_intr_mode intr_mode;
305
intr_mode = vnic_dev_get_intr_mode(enic->vdev);
307
dev_info(enic_get_dev(enic), "vNIC resources used: "
308
"wq %d rq %d cq %d intr %d intr mode %s\n",
309
enic->wq_count, enic->rq_count,
310
enic->cq_count, enic->intr_count,
311
intr_mode == VNIC_DEV_INTR_MODE_INTX ? "legacy PCI INTx" :
312
intr_mode == VNIC_DEV_INTR_MODE_MSI ? "MSI" :
313
intr_mode == VNIC_DEV_INTR_MODE_MSIX ? "MSI-X" :
316
/* Allocate queue resources
319
for (i = 0; i < enic->wq_count; i++) {
320
err = vnic_wq_alloc(enic->vdev, &enic->wq[i], i,
321
enic->config.wq_desc_count,
322
sizeof(struct wq_enet_desc));
324
goto err_out_cleanup;
327
for (i = 0; i < enic->rq_count; i++) {
328
err = vnic_rq_alloc(enic->vdev, &enic->rq[i], i,
329
enic->config.rq_desc_count,
330
sizeof(struct rq_enet_desc));
332
goto err_out_cleanup;
335
for (i = 0; i < enic->cq_count; i++) {
336
if (i < enic->rq_count)
337
err = vnic_cq_alloc(enic->vdev, &enic->cq[i], i,
338
enic->config.rq_desc_count,
339
sizeof(struct cq_enet_rq_desc));
341
err = vnic_cq_alloc(enic->vdev, &enic->cq[i], i,
342
enic->config.wq_desc_count,
343
sizeof(struct cq_enet_wq_desc));
345
goto err_out_cleanup;
348
for (i = 0; i < enic->intr_count; i++) {
349
err = vnic_intr_alloc(enic->vdev, &enic->intr[i], i);
351
goto err_out_cleanup;
354
/* Hook remaining resource
357
enic->legacy_pba = vnic_dev_get_res(enic->vdev,
358
RES_TYPE_INTR_PBA_LEGACY, 0);
359
if (!enic->legacy_pba && intr_mode == VNIC_DEV_INTR_MODE_INTX) {
360
dev_err(enic_get_dev(enic),
361
"Failed to hook legacy pba resource\n");
363
goto err_out_cleanup;
369
enic_free_vnic_resources(enic);