1
//=- HexagonMachineFunctionInfo.h - Hexagon machine function info -*- C++ -*-=//
3
// The LLVM Compiler Infrastructure
5
// This file is distributed under the University of Illinois Open Source
6
// License. See LICENSE.TXT for details.
8
//===----------------------------------------------------------------------===//
10
#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINEFUNCTIONINFO_H
11
#define LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINEFUNCTIONINFO_H
13
#include "llvm/CodeGen/MachineFunction.h"
19
const unsigned int StartPacket = 0x1;
20
const unsigned int EndPacket = 0x2;
24
/// Hexagon target-specific information for each MachineFunction.
25
class HexagonMachineFunctionInfo : public MachineFunctionInfo {
26
// SRetReturnReg - Some subtargets require that sret lowering includes
27
// returning the value of the returned struct in a register. This field
28
// holds the virtual register into which the sret argument is passed.
29
unsigned SRetReturnReg;
30
unsigned StackAlignBaseReg;
31
std::vector<MachineInstr*> AllocaAdjustInsts;
32
int VarArgsFrameIndex;
35
std::map<const MachineInstr*, unsigned> PacketInfo;
36
virtual void anchor();
39
HexagonMachineFunctionInfo() : SRetReturnReg(0), StackAlignBaseReg(0),
40
HasClobberLR(0), HasEHReturn(false) {}
42
HexagonMachineFunctionInfo(MachineFunction &MF) : SRetReturnReg(0),
47
unsigned getSRetReturnReg() const { return SRetReturnReg; }
48
void setSRetReturnReg(unsigned Reg) { SRetReturnReg = Reg; }
50
void addAllocaAdjustInst(MachineInstr* MI) {
51
AllocaAdjustInsts.push_back(MI);
53
const std::vector<MachineInstr*>& getAllocaAdjustInsts() {
54
return AllocaAdjustInsts;
57
void setVarArgsFrameIndex(int v) { VarArgsFrameIndex = v; }
58
int getVarArgsFrameIndex() { return VarArgsFrameIndex; }
60
void setStartPacket(MachineInstr* MI) {
61
PacketInfo[MI] |= Hexagon::StartPacket;
63
void setEndPacket(MachineInstr* MI) {
64
PacketInfo[MI] |= Hexagon::EndPacket;
66
bool isStartPacket(const MachineInstr* MI) const {
67
return (PacketInfo.count(MI) &&
68
(PacketInfo.find(MI)->second & Hexagon::StartPacket));
70
bool isEndPacket(const MachineInstr* MI) const {
71
return (PacketInfo.count(MI) &&
72
(PacketInfo.find(MI)->second & Hexagon::EndPacket));
74
void setHasClobberLR(bool v) { HasClobberLR = v; }
75
bool hasClobberLR() const { return HasClobberLR; }
77
bool hasEHReturn() const { return HasEHReturn; };
78
void setHasEHReturn(bool H = true) { HasEHReturn = H; };
80
void setStackAlignBaseVReg(unsigned R) { StackAlignBaseReg = R; }
81
unsigned getStackAlignBaseVReg() const { return StackAlignBaseReg; }
83
} // End llvm namespace