58
58
struct cache_desc tcache; /* Tertiary/split secondary cache */
59
59
int srsets; /* Shadow register sets */
60
60
int core; /* physical core number */
61
64
#if defined(CONFIG_MIPS_MT_SMP) || defined(CONFIG_MIPS_MT_SMTC)
63
66
* In the MIPS MT "SMTC" model, each TC is considered