2
* Copyright (c) 2010 Atheros Communications Inc.
4
* Permission to use, copy, modify, and/or distribute this software for any
5
* purpose with or without fee is hereby granted, provided that the above
6
* copyright notice and this permission notice appear in all copies.
8
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
11
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
13
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
14
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
20
#define AR_DescId 0xffff0000
21
#define AR_DescId_S 16
22
#define AR_CtrlStat 0x00004000
23
#define AR_CtrlStat_S 14
24
#define AR_TxRxDesc 0x00008000
25
#define AR_TxRxDesc_S 15
26
#define AR_TxQcuNum 0x00000f00
27
#define AR_TxQcuNum_S 8
29
#define AR_BufLen 0x0fff0000
30
#define AR_BufLen_S 16
32
#define AR_TxDescId 0xffff0000
33
#define AR_TxDescId_S 16
34
#define AR_TxPtrChkSum 0x0000ffff
36
#define AR_LowRxChain 0x00004000
38
#define AR_Not_Sounding 0x20000000
41
#define AR_PAPRDChainMask 0x00000e00
42
#define AR_PAPRDChainMask_S 9
44
#define MAP_ISR_S2_CST 6
45
#define MAP_ISR_S2_GTT 6
46
#define MAP_ISR_S2_TIM 3
47
#define MAP_ISR_S2_CABEND 0
48
#define MAP_ISR_S2_DTIMSYNC 7
49
#define MAP_ISR_S2_DTIM 7
50
#define MAP_ISR_S2_TSFOOR 4
51
#define MAP_ISR_S2_BB_WATCHDOG 6
53
#define AR9003TXC_CONST(_ds) ((const struct ar9003_txc *) _ds)
68
} __packed __aligned(4);
70
/* Transmit Control Descriptor */
72
u32 info; /* descriptor information */
73
u32 link; /* link pointer */
74
u32 data0; /* data pointer to 1st buffer */
75
u32 ctl3; /* DMA control 3 */
76
u32 data1; /* data pointer to 2nd buffer */
77
u32 ctl5; /* DMA control 5 */
78
u32 data2; /* data pointer to 3rd buffer */
79
u32 ctl7; /* DMA control 7 */
80
u32 data3; /* data pointer to 4th buffer */
81
u32 ctl9; /* DMA control 9 */
82
u32 ctl10; /* DMA control 10 */
83
u32 ctl11; /* DMA control 11 */
84
u32 ctl12; /* DMA control 12 */
85
u32 ctl13; /* DMA control 13 */
86
u32 ctl14; /* DMA control 14 */
87
u32 ctl15; /* DMA control 15 */
88
u32 ctl16; /* DMA control 16 */
89
u32 ctl17; /* DMA control 17 */
90
u32 ctl18; /* DMA control 18 */
91
u32 ctl19; /* DMA control 19 */
92
u32 ctl20; /* DMA control 20 */
93
u32 ctl21; /* DMA control 21 */
94
u32 ctl22; /* DMA control 22 */
95
u32 pad[9]; /* pad to cache line (128 bytes/32 dwords) */
96
} __packed __aligned(4);
108
} __packed __aligned(4);
110
void ar9003_hw_attach_mac_ops(struct ath_hw *hw);
111
void ath9k_hw_set_rx_bufsize(struct ath_hw *ah, u16 buf_size);
112
void ath9k_hw_addrxbuf_edma(struct ath_hw *ah, u32 rxdp,
113
enum ath9k_rx_qtype qtype);
115
int ath9k_hw_process_rxdesc_edma(struct ath_hw *ah,
116
struct ath_rx_status *rxs,
118
void ath9k_hw_reset_txstatus_ring(struct ath_hw *ah);
119
void ath9k_hw_setup_statusring(struct ath_hw *ah, void *ts_start,