2
* Copyright (C) 2007 Ben Skeggs.
5
* Permission is hereby granted, free of charge, to any person obtaining
6
* a copy of this software and associated documentation files (the
7
* "Software"), to deal in the Software without restriction, including
8
* without limitation the rights to use, copy, modify, merge, publish,
9
* distribute, sublicense, and/or sell copies of the Software, and to
10
* permit persons to whom the Software is furnished to do so, subject to
11
* the following conditions:
13
* The above copyright notice and this permission notice (including the
14
* next paragraph) shall be included in all copies or substantial
15
* portions of the Software.
17
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
18
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
19
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
20
* IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
21
* LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
22
* OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
23
* WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
27
#ifndef __NOUVEAU_DMA_H__
28
#define __NOUVEAU_DMA_H__
30
#ifndef NOUVEAU_DMA_DEBUG
31
#define NOUVEAU_DMA_DEBUG 0
34
void nv50_dma_push(struct nouveau_channel *, struct nouveau_bo *,
35
int delta, int length);
38
* There's a hw race condition where you can't jump to your PUT offset,
39
* to avoid this we jump to offset + SKIPS and fill the difference with
42
* xf86-video-nv configures the DMA fetch size to 32 bytes, and uses
43
* a SKIPS value of 8. Lets assume that the race condition is to do
44
* with writing into the fetch area, we configure a fetch size of 128
45
* bytes so we need a larger SKIPS value.
47
#define NOUVEAU_DMA_SKIPS (128 / 4)
49
/* Hardcoded object assignments to subchannels (subchannel id). */
64
NvDmaVRAM = 0x80000004,
65
NvDmaGART = 0x80000005,
66
NvNotify0 = 0x80000006,
68
NvCtxSurf2D = 0x80000008,
70
NvImagePatt = 0x8000000a,
71
NvClipRect = 0x8000000b,
72
NvGdiRect = 0x8000000c,
73
NvImageBlit = 0x8000000d,
77
/* G80+ display objects */
78
NvEvoVRAM = 0x01000000,
79
NvEvoFB16 = 0x01000001,
80
NvEvoFB32 = 0x01000002,
81
NvEvoVRAM_LP = 0x01000003
84
#define NV_MEMORY_TO_MEMORY_FORMAT 0x00000039
85
#define NV_MEMORY_TO_MEMORY_FORMAT_NAME 0x00000000
86
#define NV_MEMORY_TO_MEMORY_FORMAT_SET_REF 0x00000050
87
#define NV_MEMORY_TO_MEMORY_FORMAT_NOP 0x00000100
88
#define NV_MEMORY_TO_MEMORY_FORMAT_NOTIFY 0x00000104
89
#define NV_MEMORY_TO_MEMORY_FORMAT_NOTIFY_STYLE_WRITE 0x00000000
90
#define NV_MEMORY_TO_MEMORY_FORMAT_NOTIFY_STYLE_WRITE_LE_AWAKEN 0x00000001
91
#define NV_MEMORY_TO_MEMORY_FORMAT_DMA_NOTIFY 0x00000180
92
#define NV_MEMORY_TO_MEMORY_FORMAT_DMA_SOURCE 0x00000184
93
#define NV_MEMORY_TO_MEMORY_FORMAT_OFFSET_IN 0x0000030c
95
#define NV50_MEMORY_TO_MEMORY_FORMAT 0x00005039
96
#define NV50_MEMORY_TO_MEMORY_FORMAT_UNK200 0x00000200
97
#define NV50_MEMORY_TO_MEMORY_FORMAT_UNK21C 0x0000021c
98
#define NV50_MEMORY_TO_MEMORY_FORMAT_OFFSET_IN_HIGH 0x00000238
99
#define NV50_MEMORY_TO_MEMORY_FORMAT_OFFSET_OUT_HIGH 0x0000023c
101
static __must_check inline int
102
RING_SPACE(struct nouveau_channel *chan, int size)
106
ret = nouveau_dma_wait(chan, 1, size);
110
chan->dma.free -= size;
115
OUT_RING(struct nouveau_channel *chan, int data)
117
if (NOUVEAU_DMA_DEBUG) {
118
NV_INFO(chan->dev, "Ch%d/0x%08x: 0x%08x\n",
119
chan->id, chan->dma.cur << 2, data);
122
nouveau_bo_wr32(chan->pushbuf_bo, chan->dma.cur++, data);
126
OUT_RINGp(struct nouveau_channel *chan, const void *data, unsigned nr_dwords);
129
BEGIN_NVC0(struct nouveau_channel *chan, int op, int subc, int mthd, int size)
131
OUT_RING(chan, (op << 28) | (size << 16) | (subc << 13) | (mthd >> 2));
135
BEGIN_RING(struct nouveau_channel *chan, int subc, int mthd, int size)
137
OUT_RING(chan, (subc << 13) | (size << 18) | mthd);
140
#define WRITE_PUT(val) do { \
141
DRM_MEMORYBARRIER(); \
142
nouveau_bo_rd32(chan->pushbuf_bo, 0); \
143
nvchan_wr32(chan, chan->user_put, ((val) << 2) + chan->pushbuf_base); \
147
FIRE_RING(struct nouveau_channel *chan)
149
if (NOUVEAU_DMA_DEBUG) {
150
NV_INFO(chan->dev, "Ch%d/0x%08x: PUSH!\n",
151
chan->id, chan->dma.cur << 2);
154
if (chan->dma.cur == chan->dma.put)
156
chan->accel_done = true;
158
if (chan->dma.ib_max) {
159
nv50_dma_push(chan, chan->pushbuf_bo, chan->dma.put << 2,
160
(chan->dma.cur - chan->dma.put) << 2);
162
WRITE_PUT(chan->dma.cur);
165
chan->dma.put = chan->dma.cur;
169
WIND_RING(struct nouveau_channel *chan)
171
chan->dma.cur = chan->dma.put;