← Back to branch summary

~mmach/netext73/mesa-ryzen

« back to all changes in this revision

Viewing changes to src/freedreno/ir3/ir3_compiler.c

  • Committer: mmach
  • Date: 2023-11-02 21:31:35 UTC
  • Revision ID: netbit73@gmail.com-20231102213135-18d4tzh7tj0uz752
2023-11-02 22:11:57

Show diffs side-by-side

added added

removed removed

Lines of Context:
src/freedreno/ir3/ir3_compiler.c
116
116
   .has_isub = true,
117
117
   .force_indirect_unrolling_sampler = true,
118
118
   .lower_uniforms_to_ubo = true,
119
 
   .use_scoped_barrier = true,
120
119
   .max_unroll_iterations = 32,
121
120
 
122
121
   .lower_cs_local_index_to_id = true,
143
142
   compiler->dev = dev;
144
143
   compiler->dev_id = dev_id;
145
144
   compiler->gen = fd_dev_gen(dev_id);
 
145
   compiler->is_64bit = fd_dev_64b(dev_id);
146
146
   compiler->options = *options;
147
147
 
148
148
   /* All known GPU's have 32k local memory (aka shared) */
285
285
      compiler->nir_options.force_indirect_unrolling = nir_var_all;
286
286
   }
287
287
 
 
288
   if (options->lower_base_vertex) {
 
289
      compiler->nir_options.lower_base_vertex = true;
 
290
   }
 
291
 
288
292
   /* 16-bit ALU op generation is mostly controlled by frontend compiler options, but
289
293
    * this core NIR option enables some optimizations of 16-bit operations.
290
294
    */