← Back to branch summary

~mmach/netext73/mesa-ryzen

« back to all changes in this revision

Viewing changes to src/freedreno/registers/hdmi/hdmi.xml

  • Committer: mmach
  • Date: 2023-11-02 21:31:35 UTC
  • Revision ID: netbit73@gmail.com-20231102213135-18d4tzh7tj0uz752
2023-11-02 22:11:57

Show diffs side-by-side

added added

removed removed

Lines of Context:
src/freedreno/registers/hdmi/hdmi.xml
32
32
                <value name="ACR_48" value="3"/>
33
33
        </enum>
34
34
 
 
35
        <enum name="hdmi_cec_tx_status">
 
36
                <value name="CEC_TX_OK" value="0"/>
 
37
                <value name="CEC_TX_NACK" value="1"/>
 
38
                <value name="CEC_TX_ARB_LOSS" value="2"/>
 
39
                <value name="CEC_TX_MAX_RETRIES" value="3"/>
 
40
        </enum>
 
41
 
35
42
        <reg32 offset="0x00000" name="CTRL">
36
43
                <bitfield name="ENABLE" pos="0" type="boolean"/>
37
44
                <bitfield name="HDMI" pos="1" type="boolean"/>
451
458
        <reg32 offset="0x00284" name="HDCP_SW_UPPER_AKSV"/>
452
459
        <reg32 offset="0x00288" name="HDCP_SW_LOWER_AKSV"/>
453
460
 
454
 
        <reg32 offset="0x0028c" name="CEC_CTRL"/>
455
 
        <reg32 offset="0x00290" name="CEC_WR_DATA"/>
456
 
        <reg32 offset="0x00294" name="CEC_CEC_RETRANSMIT"/>
457
 
        <reg32 offset="0x00298" name="CEC_STATUS"/>
458
 
        <reg32 offset="0x0029c" name="CEC_INT"/>
 
461
        <reg32 offset="0x0028c" name="CEC_CTRL">
 
462
                <bitfield name="ENABLE" pos="0" type="boolean"/>
 
463
                <bitfield name="SEND_TRIGGER" pos="1" type="boolean"/>
 
464
                <bitfield name="FRAME_SIZE" low="4" high="8" type="uint"/>
 
465
                <bitfield name="LINE_OE" pos="9" type="boolean"/>
 
466
        </reg32>
 
467
        <reg32 offset="0x00290" name="CEC_WR_DATA">
 
468
                <bitfield name="BROADCAST" pos="0" type="boolean"/>
 
469
                <bitfield name="DATA" low="8" high="15" type="uint"/>
 
470
        </reg32>
 
471
        <reg32 offset="0x00294" name="CEC_RETRANSMIT">
 
472
                <bitfield name="ENABLE" pos="0" type="boolean"/>
 
473
                <bitfield name="COUNT" low="1" high="7" type="uint"/>
 
474
        </reg32>
 
475
        <reg32 offset="0x00298" name="CEC_STATUS">
 
476
                <bitfield name="BUSY" pos="0" type="boolean"/>
 
477
                <bitfield name="TX_FRAME_DONE" pos="3" type="boolean"/>
 
478
                <bitfield name="TX_STATUS" low="4" high="7" type="hdmi_cec_tx_status"/>
 
479
        </reg32>
 
480
        <reg32 offset="0x0029c" name="CEC_INT">
 
481
                <bitfield name="TX_DONE" pos="0" type="boolean"/>
 
482
                <bitfield name="TX_DONE_MASK" pos="1" type="boolean"/>
 
483
                <bitfield name="TX_ERROR" pos="2" type="boolean"/>
 
484
                <bitfield name="TX_ERROR_MASK" pos="3" type="boolean"/>
 
485
                <bitfield name="MONITOR" pos="4" type="boolean"/>
 
486
                <bitfield name="MONITOR_MASK" pos="5" type="boolean"/>
 
487
                <bitfield name="RX_DONE" pos="6" type="boolean"/>
 
488
                <bitfield name="RX_DONE_MASK" pos="7" type="boolean"/>
 
489
        </reg32>
459
490
        <reg32 offset="0x002a0" name="CEC_ADDR"/>
460
 
        <reg32 offset="0x002a4" name="CEC_TIME"/>
461
 
        <reg32 offset="0x002a8" name="CEC_REFTIMER"/>
462
 
        <reg32 offset="0x002ac" name="CEC_RD_DATA"/>
 
491
        <reg32 offset="0x002a4" name="CEC_TIME">
 
492
                <bitfield name="ENABLE" pos="0" type="boolean"/>
 
493
                <bitfield name="SIGNAL_FREE_TIME" low="7" high="15" type="uint"/>
 
494
        </reg32>
 
495
        <reg32 offset="0x002a8" name="CEC_REFTIMER">
 
496
                <bitfield name="REFTIMER" low="0" high="15" type="uint"/>
 
497
                <bitfield name="ENABLE" pos="16" type="boolean"/>
 
498
        </reg32>
 
499
        <reg32 offset="0x002ac" name="CEC_RD_DATA">
 
500
                <bitfield name="DATA" low="0" high="7" type="uint"/>
 
501
                <bitfield name="SIZE" low="8" high="12" type="uint"/>
 
502
        </reg32>
463
503
        <reg32 offset="0x002b0" name="CEC_RD_FILTER"/>
464
504
 
465
505
        <reg32 offset="0x002b4" name="ACTIVE_HSYNC">