1
/* linux/arch/arm/mach-exynos4/mach-smdkc210.c
3
* Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
4
* http://www.samsung.com
6
* This program is free software; you can redistribute it and/or modify
7
* it under the terms of the GNU General Public License version 2 as
8
* published by the Free Software Foundation.
11
#include <linux/serial_core.h>
12
#include <linux/gpio.h>
13
#include <linux/mmc/host.h>
14
#include <linux/platform_device.h>
15
#include <linux/smsc911x.h>
17
#include <linux/i2c.h>
19
#include <asm/mach/arch.h>
20
#include <asm/mach-types.h>
22
#include <plat/regs-serial.h>
23
#include <plat/regs-srom.h>
24
#include <plat/exynos4.h>
26
#include <plat/devs.h>
27
#include <plat/sdhci.h>
33
/* Following are default values for UCON, ULCON and UFCON UART registers */
34
#define SMDKC210_UCON_DEFAULT (S3C2410_UCON_TXILEVEL | \
35
S3C2410_UCON_RXILEVEL | \
36
S3C2410_UCON_TXIRQMODE | \
37
S3C2410_UCON_RXIRQMODE | \
38
S3C2410_UCON_RXFIFO_TOI | \
39
S3C2443_UCON_RXERR_IRQEN)
41
#define SMDKC210_ULCON_DEFAULT S3C2410_LCON_CS8
43
#define SMDKC210_UFCON_DEFAULT (S3C2410_UFCON_FIFOMODE | \
44
S5PV210_UFCON_TXTRIG4 | \
45
S5PV210_UFCON_RXTRIG4)
47
static struct s3c2410_uartcfg smdkc210_uartcfgs[] __initdata = {
51
.ucon = SMDKC210_UCON_DEFAULT,
52
.ulcon = SMDKC210_ULCON_DEFAULT,
53
.ufcon = SMDKC210_UFCON_DEFAULT,
58
.ucon = SMDKC210_UCON_DEFAULT,
59
.ulcon = SMDKC210_ULCON_DEFAULT,
60
.ufcon = SMDKC210_UFCON_DEFAULT,
65
.ucon = SMDKC210_UCON_DEFAULT,
66
.ulcon = SMDKC210_ULCON_DEFAULT,
67
.ufcon = SMDKC210_UFCON_DEFAULT,
72
.ucon = SMDKC210_UCON_DEFAULT,
73
.ulcon = SMDKC210_ULCON_DEFAULT,
74
.ufcon = SMDKC210_UFCON_DEFAULT,
78
static struct s3c_sdhci_platdata smdkc210_hsmmc0_pdata __initdata = {
79
.cd_type = S3C_SDHCI_CD_GPIO,
80
.ext_cd_gpio = EXYNOS4_GPK0(2),
81
.ext_cd_gpio_invert = 1,
82
.clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
83
#ifdef CONFIG_EXYNOS4_SDHCI_CH0_8BIT
85
.host_caps = MMC_CAP_8_BIT_DATA,
89
static struct s3c_sdhci_platdata smdkc210_hsmmc1_pdata __initdata = {
90
.cd_type = S3C_SDHCI_CD_GPIO,
91
.ext_cd_gpio = EXYNOS4_GPK0(2),
92
.ext_cd_gpio_invert = 1,
93
.clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
96
static struct s3c_sdhci_platdata smdkc210_hsmmc2_pdata __initdata = {
97
.cd_type = S3C_SDHCI_CD_GPIO,
98
.ext_cd_gpio = EXYNOS4_GPK2(2),
99
.ext_cd_gpio_invert = 1,
100
.clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
101
#ifdef CONFIG_EXYNOS4_SDHCI_CH2_8BIT
103
.host_caps = MMC_CAP_8_BIT_DATA,
107
static struct s3c_sdhci_platdata smdkc210_hsmmc3_pdata __initdata = {
108
.cd_type = S3C_SDHCI_CD_GPIO,
109
.ext_cd_gpio = EXYNOS4_GPK2(2),
110
.ext_cd_gpio_invert = 1,
111
.clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
114
static struct resource smdkc210_smsc911x_resources[] = {
116
.start = EXYNOS4_PA_SROM_BANK(1),
117
.end = EXYNOS4_PA_SROM_BANK(1) + SZ_64K - 1,
118
.flags = IORESOURCE_MEM,
121
.start = IRQ_EINT(5),
123
.flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
127
static struct smsc911x_platform_config smsc9215_config = {
128
.irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
129
.irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
130
.flags = SMSC911X_USE_16BIT | SMSC911X_FORCE_INTERNAL_PHY,
131
.phy_interface = PHY_INTERFACE_MODE_MII,
132
.mac = {0x00, 0x80, 0x00, 0x23, 0x45, 0x67},
135
static struct platform_device smdkc210_smsc911x = {
138
.num_resources = ARRAY_SIZE(smdkc210_smsc911x_resources),
139
.resource = smdkc210_smsc911x_resources,
141
.platform_data = &smsc9215_config,
145
static struct i2c_board_info i2c_devs1[] __initdata = {
146
{I2C_BOARD_INFO("wm8994", 0x1a),},
149
static struct platform_device *smdkc210_devices[] __initdata = {
157
&exynos4_device_ac97,
158
&exynos4_device_i2s0,
159
&exynos4_device_pd[PD_MFC],
160
&exynos4_device_pd[PD_G3D],
161
&exynos4_device_pd[PD_LCD0],
162
&exynos4_device_pd[PD_LCD1],
163
&exynos4_device_pd[PD_CAM],
164
&exynos4_device_pd[PD_TV],
165
&exynos4_device_pd[PD_GPS],
166
&exynos4_device_sysmmu,
171
static void __init smdkc210_smsc911x_init(void)
175
/* configure nCS1 width to 16 bits */
176
cs1 = __raw_readl(S5P_SROM_BW) &
177
~(S5P_SROM_BW__CS_MASK << S5P_SROM_BW__NCS1__SHIFT);
178
cs1 |= ((1 << S5P_SROM_BW__DATAWIDTH__SHIFT) |
179
(1 << S5P_SROM_BW__WAITENABLE__SHIFT) |
180
(1 << S5P_SROM_BW__BYTEENABLE__SHIFT)) <<
181
S5P_SROM_BW__NCS1__SHIFT;
182
__raw_writel(cs1, S5P_SROM_BW);
184
/* set timing for nCS1 suitable for ethernet chip */
185
__raw_writel((0x1 << S5P_SROM_BCX__PMC__SHIFT) |
186
(0x9 << S5P_SROM_BCX__TACP__SHIFT) |
187
(0xc << S5P_SROM_BCX__TCAH__SHIFT) |
188
(0x1 << S5P_SROM_BCX__TCOH__SHIFT) |
189
(0x6 << S5P_SROM_BCX__TACC__SHIFT) |
190
(0x1 << S5P_SROM_BCX__TCOS__SHIFT) |
191
(0x1 << S5P_SROM_BCX__TACS__SHIFT), S5P_SROM_BC1);
194
static void __init smdkc210_map_io(void)
196
s5p_init_io(NULL, 0, S5P_VA_CHIPID);
197
s3c24xx_init_clocks(24000000);
198
s3c24xx_init_uarts(smdkc210_uartcfgs, ARRAY_SIZE(smdkc210_uartcfgs));
201
static void __init smdkc210_machine_init(void)
203
s3c_i2c1_set_platdata(NULL);
204
i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
206
smdkc210_smsc911x_init();
208
s3c_sdhci0_set_platdata(&smdkc210_hsmmc0_pdata);
209
s3c_sdhci1_set_platdata(&smdkc210_hsmmc1_pdata);
210
s3c_sdhci2_set_platdata(&smdkc210_hsmmc2_pdata);
211
s3c_sdhci3_set_platdata(&smdkc210_hsmmc3_pdata);
213
platform_add_devices(smdkc210_devices, ARRAY_SIZE(smdkc210_devices));
216
MACHINE_START(SMDKC210, "SMDKC210")
217
/* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
218
.boot_params = S5P_PA_SDRAM + 0x100,
219
.init_irq = exynos4_init_irq,
220
.map_io = smdkc210_map_io,
221
.init_machine = smdkc210_machine_init,
222
.timer = &exynos4_timer,