28
29
#define MCFSIM_SWSR 0x03 /* SW Watchdog service (r/w) */
29
30
#define MCFSIM_PAR 0x04 /* Pin Assignment reg (r/w) */
30
31
#define MCFSIM_IRQPAR 0x06 /* Interrupt Assignment reg (r/w) */
32
33
#define MCFSIM_MPARK 0x0C /* BUS Master Control Reg*/
33
34
#define MCFSIM_IPR 0x40 /* Interrupt Pend reg (r/w) */
34
35
#define MCFSIM_IMR 0x44 /* Interrupt Mask reg (r/w) */