227
227
* after doing the read. For PIC this routine then forces a fake interrupt
228
228
* on another line, which is logically associated with the slot that the PIO
229
229
* is addressed to. It then spins while watching the memory location that
231
231
* are sure that the DMA has landed in memory and it is safe for the driver
232
232
* to proceed. For TIOCP use the Device(x) Write Request Buffer Flush
233
233
* Bridge register since it ensures the data has entered the coherence domain,