2
** -----------------------------------------------------------------------------
4
** Perle Specialix driver for Linux
5
** Ported from existing RIO Driver for SCO sources.
7
* (C) 1990 - 2000 Specialix International Ltd., Byfleet, Surrey, UK.
9
* This program is free software; you can redistribute it and/or modify
10
* it under the terms of the GNU General Public License as published by
11
* the Free Software Foundation; either version 2 of the License, or
12
* (at your option) any later version.
14
* This program is distributed in the hope that it will be useful,
15
* but WITHOUT ANY WARRANTY; without even the implied warranty of
16
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17
* GNU General Public License for more details.
19
* You should have received a copy of the GNU General Public License
20
* along with this program; if not, write to the Free Software
21
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
25
** Last Modified : 11/6/98 11:34:07
26
** Retrieved : 11/6/98 11:34:20
28
** ident @(#)board.h 1.2
30
** -----------------------------------------------------------------------------
33
#ifndef __rio_board_h__
34
#define __rio_board_h__
37
** board.h contains the definitions for the *hardware* of the host cards.
38
** It describes the memory overlay for the dual port RAM area.
41
#define DP_SRAM1_SIZE 0x7C00
42
#define DP_SRAM2_SIZE 0x0200
43
#define DP_SRAM3_SIZE 0x7000
44
#define DP_SCRATCH_SIZE 0x1000
45
#define DP_PARMMAP_ADDR 0x01FE /* offset into SRAM2 */
46
#define DP_STARTUP_ADDR 0x01F8 /* offset into SRAM2 */
49
** The shape of the Host Control area, at offset 0x7C00, Write Only
54
u8 DpIntSet; /* 7C80 */
56
u8 DpTpuReset; /* 7D00 */
58
u8 DpIntReset; /* 7D80 */
63
** The PROM data area on the host (0x7C00), Read Only
78
** Union of the Ctrl and Prom areas
80
union u_CtrlProm { /* This is the control/PROM area (0x7C00) */
86
** The top end of memory!
88
struct s_ParmMapS { /* Area containing Parm Map Pointer */
89
u8 Dp_Unused8_[DP_PARMMAP_ADDR];
94
u8 Dp_Unused9_[DP_STARTUP_ADDR];
100
union u_Sram2ParmMap { /* This is the top of memory (0x7E00-0x7FFF) */
101
u8 DpSramMem[DP_SRAM2_SIZE];
102
struct s_ParmMapS DpParmMapS;
103
struct s_StartUpS DpStartUpS;
107
** This is the DP RAM overlay.
110
u8 DpSram1[DP_SRAM1_SIZE]; /* 0000 - 7BFF */
111
union u_CtrlProm DpCtrlProm; /* 7C00 - 7DFF */
112
union u_Sram2ParmMap DpSram2ParmMap; /* 7E00 - 7FFF */
113
u8 DpScratch[DP_SCRATCH_SIZE]; /* 8000 - 8FFF */
114
u8 DpSram3[DP_SRAM3_SIZE]; /* 9000 - FFFF */
117
#define DpControl DpCtrlProm.DpCtrl.DpCtl
118
#define DpSetInt DpCtrlProm.DpCtrl.DpIntSet
119
#define DpResetTpu DpCtrlProm.DpCtrl.DpTpuReset
120
#define DpResetInt DpCtrlProm.DpCtrl.DpIntReset
122
#define DpSlx DpCtrlProm.DpProm.DpSlxCode
123
#define DpRevision DpCtrlProm.DpProm.DpRev
124
#define DpUnique DpCtrlProm.DpProm.DpUniq
125
#define DpYear DpCtrlProm.DpProm.DpJahre
126
#define DpWeek DpCtrlProm.DpProm.DpWoche
127
#define DpSignature DpCtrlProm.DpProm.DpSiggy
129
#define DpParmMapR DpSram2ParmMap.DpParmMapS.DpParmMapAd
130
#define DpSram2 DpSram2ParmMap.DpSramMem