2
* linux/arch/unicore32/mm/alignment.c
4
* Code specific to PKUnity SoC and UniCore ISA
6
* Copyright (C) 2001-2010 GUAN Xue-tao
8
* This program is free software; you can redistribute it and/or modify
9
* it under the terms of the GNU General Public License version 2 as
10
* published by the Free Software Foundation.
14
* FPU ldm/stm not handling
16
#include <linux/compiler.h>
17
#include <linux/kernel.h>
18
#include <linux/errno.h>
19
#include <linux/string.h>
20
#include <linux/init.h>
21
#include <linux/sched.h>
22
#include <linux/uaccess.h>
24
#include <asm/tlbflush.h>
25
#include <asm/unaligned.h>
27
#define CODING_BITS(i) (i & 0xe0000120)
29
#define LDST_P_BIT(i) (i & (1 << 28)) /* Preindex */
30
#define LDST_U_BIT(i) (i & (1 << 27)) /* Add offset */
31
#define LDST_W_BIT(i) (i & (1 << 25)) /* Writeback */
32
#define LDST_L_BIT(i) (i & (1 << 24)) /* Load */
34
#define LDST_P_EQ_U(i) ((((i) ^ ((i) >> 1)) & (1 << 27)) == 0)
36
#define LDSTH_I_BIT(i) (i & (1 << 26)) /* half-word immed */
37
#define LDM_S_BIT(i) (i & (1 << 26)) /* write ASR from BSR */
38
#define LDM_H_BIT(i) (i & (1 << 6)) /* select r0-r15 or r16-r31 */
40
#define RN_BITS(i) ((i >> 19) & 31) /* Rn */
41
#define RD_BITS(i) ((i >> 14) & 31) /* Rd */
42
#define RM_BITS(i) (i & 31) /* Rm */
44
#define REGMASK_BITS(i) (((i & 0x7fe00) >> 3) | (i & 0x3f))
45
#define OFFSET_BITS(i) (i & 0x03fff)
47
#define SHIFT_BITS(i) ((i >> 9) & 0x1f)
48
#define SHIFT_TYPE(i) (i & 0xc0)
49
#define SHIFT_LSL 0x00
50
#define SHIFT_LSR 0x40
51
#define SHIFT_ASR 0x80
52
#define SHIFT_RORRRX 0xc0
64
#define TYPE_COLS 5 /* Coprocessor load/store */
66
#define get8_unaligned_check(val, addr, err) \
68
"1: ldb.u %1, [%2], #1\n" \
70
" .pushsection .fixup,\"ax\"\n" \
75
" .pushsection __ex_table,\"a\"\n" \
79
: "=r" (err), "=&r" (val), "=r" (addr) \
80
: "0" (err), "2" (addr))
82
#define get8t_unaligned_check(val, addr, err) \
84
"1: ldb.u %1, [%2], #1\n" \
86
" .pushsection .fixup,\"ax\"\n" \
91
" .pushsection __ex_table,\"a\"\n" \
95
: "=r" (err), "=&r" (val), "=r" (addr) \
96
: "0" (err), "2" (addr))
98
#define get16_unaligned_check(val, addr) \
100
unsigned int err = 0, v, a = addr; \
101
get8_unaligned_check(val, a, err); \
102
get8_unaligned_check(v, a, err); \
108
#define put16_unaligned_check(val, addr) \
110
unsigned int err = 0, v = val, a = addr; \
112
"1: stb.u %1, [%2], #1\n" \
113
" mov %1, %1 >> #8\n" \
114
"2: stb.u %1, [%2]\n" \
116
" .pushsection .fixup,\"ax\"\n" \
121
" .pushsection __ex_table,\"a\"\n" \
126
: "=r" (err), "=&r" (v), "=&r" (a) \
127
: "0" (err), "1" (v), "2" (a)); \
132
#define __put32_unaligned_check(ins, val, addr) \
134
unsigned int err = 0, v = val, a = addr; \
136
"1: "ins" %1, [%2], #1\n" \
137
" mov %1, %1 >> #8\n" \
138
"2: "ins" %1, [%2], #1\n" \
139
" mov %1, %1 >> #8\n" \
140
"3: "ins" %1, [%2], #1\n" \
141
" mov %1, %1 >> #8\n" \
142
"4: "ins" %1, [%2]\n" \
144
" .pushsection .fixup,\"ax\"\n" \
149
" .pushsection __ex_table,\"a\"\n" \
156
: "=r" (err), "=&r" (v), "=&r" (a) \
157
: "0" (err), "1" (v), "2" (a)); \
162
#define get32_unaligned_check(val, addr) \
164
unsigned int err = 0, v, a = addr; \
165
get8_unaligned_check(val, a, err); \
166
get8_unaligned_check(v, a, err); \
168
get8_unaligned_check(v, a, err); \
170
get8_unaligned_check(v, a, err); \
176
#define put32_unaligned_check(val, addr) \
177
__put32_unaligned_check("stb.u", val, addr)
179
#define get32t_unaligned_check(val, addr) \
181
unsigned int err = 0, v, a = addr; \
182
get8t_unaligned_check(val, a, err); \
183
get8t_unaligned_check(v, a, err); \
185
get8t_unaligned_check(v, a, err); \
187
get8t_unaligned_check(v, a, err); \
193
#define put32t_unaligned_check(val, addr) \
194
__put32_unaligned_check("stb.u", val, addr)
197
do_alignment_finish_ldst(unsigned long addr, unsigned long instr,
198
struct pt_regs *regs, union offset_union offset)
200
if (!LDST_U_BIT(instr))
201
offset.un = -offset.un;
203
if (!LDST_P_BIT(instr))
206
if (!LDST_P_BIT(instr) || LDST_W_BIT(instr))
207
regs->uregs[RN_BITS(instr)] = addr;
211
do_alignment_ldrhstrh(unsigned long addr, unsigned long instr,
212
struct pt_regs *regs)
214
unsigned int rd = RD_BITS(instr);
216
/* old value 0x40002120, can't judge swap instr correctly */
217
if ((instr & 0x4b003fe0) == 0x40000120)
220
if (LDST_L_BIT(instr)) {
222
get16_unaligned_check(val, addr);
224
/* signed half-word? */
226
val = (signed long)((signed short)val);
228
regs->uregs[rd] = val;
230
put16_unaligned_check(regs->uregs[rd], addr);
235
/* only handle swap word
236
* for swap byte should not active this alignment exception */
237
get32_unaligned_check(regs->uregs[RD_BITS(instr)], addr);
238
put32_unaligned_check(regs->uregs[RM_BITS(instr)], addr);
246
do_alignment_ldrstr(unsigned long addr, unsigned long instr,
247
struct pt_regs *regs)
249
unsigned int rd = RD_BITS(instr);
251
if (!LDST_P_BIT(instr) && LDST_W_BIT(instr))
254
if (LDST_L_BIT(instr))
255
get32_unaligned_check(regs->uregs[rd], addr);
257
put32_unaligned_check(regs->uregs[rd], addr);
261
if (LDST_L_BIT(instr))
262
get32t_unaligned_check(regs->uregs[rd], addr);
264
put32t_unaligned_check(regs->uregs[rd], addr);
272
* LDM/STM alignment handler.
274
* There are 4 variants of this instruction:
276
* B = rn pointer before instruction, A = rn pointer after instruction
277
* ------ increasing address ----->
278
* | | r0 | r1 | ... | rx | |
285
do_alignment_ldmstm(unsigned long addr, unsigned long instr,
286
struct pt_regs *regs)
288
unsigned int rd, rn, pc_correction, reg_correction, nr_regs, regbits;
289
unsigned long eaddr, newaddr;
291
if (LDM_S_BIT(instr))
294
pc_correction = 4; /* processor implementation defined */
296
/* count the number of registers in the mask to be transferred */
297
nr_regs = hweight16(REGMASK_BITS(instr)) * 4;
300
newaddr = eaddr = regs->uregs[rn];
302
if (!LDST_U_BIT(instr))
305
if (!LDST_U_BIT(instr))
308
if (LDST_P_EQ_U(instr)) /* U = P */
312
* This is a "hint" - we already have eaddr worked out by the
316
printk(KERN_ERR "LDMSTM: PC = %08lx, instr = %08lx, "
317
"addr = %08lx, eaddr = %08lx\n",
318
instruction_pointer(regs), instr, addr, eaddr);
322
if (LDM_H_BIT(instr))
323
reg_correction = 0x10;
325
reg_correction = 0x00;
327
for (regbits = REGMASK_BITS(instr), rd = 0; regbits;
328
regbits >>= 1, rd += 1)
330
if (LDST_L_BIT(instr))
331
get32_unaligned_check(regs->
332
uregs[rd + reg_correction], eaddr);
334
put32_unaligned_check(regs->
335
uregs[rd + reg_correction], eaddr);
339
if (LDST_W_BIT(instr))
340
regs->uregs[rn] = newaddr;
344
regs->UCreg_pc -= pc_correction;
348
printk(KERN_ERR "Alignment trap: not handling ldm with s-bit set\n");
353
do_alignment(unsigned long addr, unsigned int error_code, struct pt_regs *regs)
355
union offset_union offset;
356
unsigned long instr, instrptr;
357
int (*handler) (unsigned long addr, unsigned long instr,
358
struct pt_regs *regs);
361
instrptr = instruction_pointer(regs);
362
if (instrptr >= PAGE_OFFSET)
363
instr = *(unsigned long *)instrptr;
365
__asm__ __volatile__(
373
switch (CODING_BITS(instr)) {
374
case 0x40000120: /* ldrh or strh */
375
if (LDSTH_I_BIT(instr))
376
offset.un = (instr & 0x3e00) >> 4 | (instr & 31);
378
offset.un = regs->uregs[RM_BITS(instr)];
379
handler = do_alignment_ldrhstrh;
382
case 0x60000000: /* ldr or str immediate */
383
case 0x60000100: /* ldr or str immediate */
384
case 0x60000020: /* ldr or str immediate */
385
case 0x60000120: /* ldr or str immediate */
386
offset.un = OFFSET_BITS(instr);
387
handler = do_alignment_ldrstr;
390
case 0x40000000: /* ldr or str register */
391
offset.un = regs->uregs[RM_BITS(instr)];
393
unsigned int shiftval = SHIFT_BITS(instr);
395
switch (SHIFT_TYPE(instr)) {
397
offset.un <<= shiftval;
401
offset.un >>= shiftval;
405
offset.sn >>= shiftval;
411
if (regs->UCreg_asr & PSR_C_BIT)
412
offset.un |= 1 << 31;
414
offset.un = offset.un >> shiftval |
415
offset.un << (32 - shiftval);
419
handler = do_alignment_ldrstr;
422
case 0x80000000: /* ldm or stm */
423
case 0x80000020: /* ldm or stm */
424
handler = do_alignment_ldmstm;
431
type = handler(addr, instr, regs);
433
if (type == TYPE_ERROR || type == TYPE_FAULT)
436
if (type == TYPE_LDST)
437
do_alignment_finish_ldst(addr, instr, regs, offset);
442
if (type == TYPE_ERROR)
446
* We got a fault - fix it up, or die.
448
do_bad_area(addr, error_code, regs);
453
* Oops, we didn't handle the instruction.
454
* However, we must handle fpu instr firstly.
456
#ifdef CONFIG_UNICORE_FPU_F64
457
/* handle co.load/store */
458
#define CODING_COLS 0xc0000000
459
#define COLS_OFFSET_BITS(i) (i & 0x1FF)
460
#define COLS_L_BITS(i) (i & (1<<24))
461
#define COLS_FN_BITS(i) ((i>>14) & 31)
462
if ((instr & 0xe0000000) == CODING_COLS) {
463
unsigned int fn = COLS_FN_BITS(instr);
464
unsigned long val = 0;
465
if (COLS_L_BITS(instr)) {
466
get32t_unaligned_check(val, addr);
468
#define ASM_MTF(n) case n: \
469
__asm__ __volatile__("MTF %0, F" __stringify(n) \
472
ASM_MTF(0); ASM_MTF(1); ASM_MTF(2); ASM_MTF(3);
473
ASM_MTF(4); ASM_MTF(5); ASM_MTF(6); ASM_MTF(7);
474
ASM_MTF(8); ASM_MTF(9); ASM_MTF(10); ASM_MTF(11);
475
ASM_MTF(12); ASM_MTF(13); ASM_MTF(14); ASM_MTF(15);
476
ASM_MTF(16); ASM_MTF(17); ASM_MTF(18); ASM_MTF(19);
477
ASM_MTF(20); ASM_MTF(21); ASM_MTF(22); ASM_MTF(23);
478
ASM_MTF(24); ASM_MTF(25); ASM_MTF(26); ASM_MTF(27);
479
ASM_MTF(28); ASM_MTF(29); ASM_MTF(30); ASM_MTF(31);
484
#define ASM_MFF(n) case n: \
485
__asm__ __volatile__("MFF %0, F" __stringify(n) \
488
ASM_MFF(0); ASM_MFF(1); ASM_MFF(2); ASM_MFF(3);
489
ASM_MFF(4); ASM_MFF(5); ASM_MFF(6); ASM_MFF(7);
490
ASM_MFF(8); ASM_MFF(9); ASM_MFF(10); ASM_MFF(11);
491
ASM_MFF(12); ASM_MFF(13); ASM_MFF(14); ASM_MFF(15);
492
ASM_MFF(16); ASM_MFF(17); ASM_MFF(18); ASM_MFF(19);
493
ASM_MFF(20); ASM_MFF(21); ASM_MFF(22); ASM_MFF(23);
494
ASM_MFF(24); ASM_MFF(25); ASM_MFF(26); ASM_MFF(27);
495
ASM_MFF(28); ASM_MFF(29); ASM_MFF(30); ASM_MFF(31);
498
put32t_unaligned_check(val, addr);
505
printk(KERN_ERR "Alignment trap: not handling instruction "
506
"%08lx at [<%08lx>]\n", instr, instrptr);
511
* This needs to be done after sysctl_init, otherwise sys/ will be
512
* overwritten. Actually, this shouldn't be in sys/ at all since
513
* it isn't a sysctl, and it doesn't contain sysctl information.
515
static int __init alignment_init(void)
517
hook_fault_code(1, do_alignment, SIGBUS, BUS_ADRALN,
518
"alignment exception");
523
fs_initcall(alignment_init);