1
/* arch/arm/mach-lh7a40x/irq-lpd7a40x.c
3
* Copyright (C) 2004 Coastal Environmental Systems
4
* Copyright (C) 2004 Logic Product Development
6
* This program is free software; you can redistribute it and/or
7
* modify it under the terms of the GNU General Public License
8
* version 2 as published by the Free Software Foundation.
12
#include <linux/init.h>
13
#include <linux/module.h>
14
#include <linux/interrupt.h>
16
#include <mach/hardware.h>
18
#include <asm/mach/irq.h>
19
#include <mach/irqs.h>
23
static void lh7a40x_ack_cpld_irq(struct irq_data *d)
25
/* CPLD doesn't have ack capability */
28
static void lh7a40x_mask_cpld_irq(struct irq_data *d)
31
case IRQ_LPD7A40X_ETH_INT:
32
CPLD_INTERRUPTS = CPLD_INTERRUPTS | 0x4;
35
CPLD_INTERRUPTS = CPLD_INTERRUPTS | 0x8;
40
static void lh7a40x_unmask_cpld_irq(struct irq_data *d)
43
case IRQ_LPD7A40X_ETH_INT:
44
CPLD_INTERRUPTS = CPLD_INTERRUPTS & ~ 0x4;
47
CPLD_INTERRUPTS = CPLD_INTERRUPTS & ~ 0x8;
52
static struct irq_chip lh7a40x_cpld_chip = {
54
.irq_ack = lh7a40x_ack_cpld_irq,
55
.irq_mask = lh7a40x_mask_cpld_irq,
56
.irq_unmask = lh7a40x_unmask_cpld_irq,
59
static void lh7a40x_cpld_handler (unsigned int irq, struct irq_desc *desc)
61
unsigned int mask = CPLD_INTERRUPTS;
63
desc->irq_data.chip->ack (irq);
65
if ((mask & 0x1) == 0) /* WLAN */
66
generic_handle_irq(IRQ_LPD7A40X_ETH_INT);
68
if ((mask & 0x2) == 0) /* Touch */
69
generic_handle_irq(IRQ_LPD7A400_TS);
71
desc->irq_data.chip->unmask (irq); /* Level-triggered need this */
75
/* IRQ initialization */
77
void __init lh7a40x_init_board_irq (void)
81
/* Rev A (v2.8): PF0, PF1, PF2, and PF3 are available IRQs.
82
PF7 supports the CPLD.
83
Rev B (v3.4): PF0, PF1, and PF2 are available IRQs.
84
PF3 supports the CPLD.
85
(Some) LPD7A404 prerelease boards report a version
86
number of 0x16, but we force an override since the
87
hardware is of the newer variety.
90
unsigned char cpld_version = CPLD_REVISION;
93
#if defined CONFIG_MACH_LPD7A404
94
cpld_version = 0x34; /* Override, for now */
96
pinCPLD = (cpld_version == 0x28) ? 7 : 3;
98
/* First, configure user controlled GPIOF interrupts */
100
GPIO_PFDD &= ~0x0f; /* PF0-3 are inputs */
101
GPIO_INTTYPE1 &= ~0x0f; /* PF0-3 are level triggered */
102
GPIO_INTTYPE2 &= ~0x0f; /* PF0-3 are active low */
104
GPIO_GPIOFINTEN |= 0x0f; /* Enable PF0, PF1, PF2, and PF3 IRQs */
106
/* Then, configure CPLD interrupt */
108
CPLD_INTERRUPTS = 0x0c; /* Disable all CPLD interrupts */
109
GPIO_PFDD &= ~(1 << pinCPLD); /* Make input */
110
GPIO_INTTYPE1 |= (1 << pinCPLD); /* Edge triggered */
111
GPIO_INTTYPE2 &= ~(1 << pinCPLD); /* Active low */
113
GPIO_GPIOFINTEN |= (1 << pinCPLD); /* Enable */
115
/* Cascade CPLD interrupts */
117
for (irq = IRQ_BOARD_START;
118
irq < IRQ_BOARD_START + NR_IRQ_BOARD; ++irq) {
119
set_irq_chip (irq, &lh7a40x_cpld_chip);
120
set_irq_handler (irq, handle_edge_irq);
121
set_irq_flags (irq, IRQF_VALID);
124
set_irq_chained_handler ((cpld_version == 0x28)
127
lh7a40x_cpld_handler);