2
* linux/arch/unicore32/kernel/irq.c
4
* Code specific to PKUnity SoC and UniCore ISA
6
* Copyright (C) 2001-2010 GUAN Xue-tao
8
* This program is free software; you can redistribute it and/or modify
9
* it under the terms of the GNU General Public License version 2 as
10
* published by the Free Software Foundation.
12
#include <linux/kernel_stat.h>
13
#include <linux/module.h>
14
#include <linux/signal.h>
15
#include <linux/ioport.h>
16
#include <linux/interrupt.h>
17
#include <linux/irq.h>
18
#include <linux/random.h>
19
#include <linux/smp.h>
20
#include <linux/init.h>
21
#include <linux/seq_file.h>
22
#include <linux/errno.h>
23
#include <linux/list.h>
24
#include <linux/kallsyms.h>
25
#include <linux/proc_fs.h>
26
#include <linux/sysdev.h>
27
#include <linux/gpio.h>
29
#include <asm/system.h>
30
#include <mach/hardware.h>
35
* PKUnity GPIO edge detection for IRQs:
36
* IRQs are generated on Falling-Edge, Rising-Edge, or both.
37
* Use this instead of directly setting GRER/GFER.
39
static int GPIO_IRQ_rising_edge;
40
static int GPIO_IRQ_falling_edge;
41
static int GPIO_IRQ_mask = 0;
43
#define GPIO_MASK(irq) (1 << (irq - IRQ_GPIO0))
45
static int puv3_gpio_type(struct irq_data *d, unsigned int type)
49
if (d->irq < IRQ_GPIOHIGH)
52
mask = GPIO_MASK(d->irq);
54
if (type == IRQ_TYPE_PROBE) {
55
if ((GPIO_IRQ_rising_edge | GPIO_IRQ_falling_edge) & mask)
57
type = IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING;
60
if (type & IRQ_TYPE_EDGE_RISING)
61
GPIO_IRQ_rising_edge |= mask;
63
GPIO_IRQ_rising_edge &= ~mask;
64
if (type & IRQ_TYPE_EDGE_FALLING)
65
GPIO_IRQ_falling_edge |= mask;
67
GPIO_IRQ_falling_edge &= ~mask;
69
writel(GPIO_IRQ_rising_edge & GPIO_IRQ_mask, GPIO_GRER);
70
writel(GPIO_IRQ_falling_edge & GPIO_IRQ_mask, GPIO_GFER);
76
* GPIO IRQs must be acknowledged. This is for IRQs from 0 to 7.
78
static void puv3_low_gpio_ack(struct irq_data *d)
80
writel((1 << d->irq), GPIO_GEDR);
83
static void puv3_low_gpio_mask(struct irq_data *d)
85
writel(readl(INTC_ICMR) & ~(1 << d->irq), INTC_ICMR);
88
static void puv3_low_gpio_unmask(struct irq_data *d)
90
writel(readl(INTC_ICMR) | (1 << d->irq), INTC_ICMR);
93
static int puv3_low_gpio_wake(struct irq_data *d, unsigned int on)
96
writel(readl(PM_PWER) | (1 << d->irq), PM_PWER);
98
writel(readl(PM_PWER) & ~(1 << d->irq), PM_PWER);
102
static struct irq_chip puv3_low_gpio_chip = {
104
.irq_ack = puv3_low_gpio_ack,
105
.irq_mask = puv3_low_gpio_mask,
106
.irq_unmask = puv3_low_gpio_unmask,
107
.irq_set_type = puv3_gpio_type,
108
.irq_set_wake = puv3_low_gpio_wake,
112
* IRQ8 (GPIO0 through 27) handler. We enter here with the
113
* irq_controller_lock held, and IRQs disabled. Decode the IRQ
114
* and call the handler.
117
puv3_gpio_handler(unsigned int irq, struct irq_desc *desc)
121
mask = readl(GPIO_GEDR);
124
* clear down all currently active IRQ sources.
125
* We will be processing them all.
127
writel(mask, GPIO_GEDR);
132
generic_handle_irq(irq);
136
mask = readl(GPIO_GEDR);
141
* GPIO0-27 edge IRQs need to be handled specially.
142
* In addition, the IRQs are all collected up into one bit in the
143
* interrupt controller registers.
145
static void puv3_high_gpio_ack(struct irq_data *d)
147
unsigned int mask = GPIO_MASK(d->irq);
149
writel(mask, GPIO_GEDR);
152
static void puv3_high_gpio_mask(struct irq_data *d)
154
unsigned int mask = GPIO_MASK(d->irq);
156
GPIO_IRQ_mask &= ~mask;
158
writel(readl(GPIO_GRER) & ~mask, GPIO_GRER);
159
writel(readl(GPIO_GFER) & ~mask, GPIO_GFER);
162
static void puv3_high_gpio_unmask(struct irq_data *d)
164
unsigned int mask = GPIO_MASK(d->irq);
166
GPIO_IRQ_mask |= mask;
168
writel(GPIO_IRQ_rising_edge & GPIO_IRQ_mask, GPIO_GRER);
169
writel(GPIO_IRQ_falling_edge & GPIO_IRQ_mask, GPIO_GFER);
172
static int puv3_high_gpio_wake(struct irq_data *d, unsigned int on)
175
writel(readl(PM_PWER) | PM_PWER_GPIOHIGH, PM_PWER);
177
writel(readl(PM_PWER) & ~PM_PWER_GPIOHIGH, PM_PWER);
181
static struct irq_chip puv3_high_gpio_chip = {
183
.irq_ack = puv3_high_gpio_ack,
184
.irq_mask = puv3_high_gpio_mask,
185
.irq_unmask = puv3_high_gpio_unmask,
186
.irq_set_type = puv3_gpio_type,
187
.irq_set_wake = puv3_high_gpio_wake,
191
* We don't need to ACK IRQs on the PKUnity unless they're GPIOs
192
* this is for internal IRQs i.e. from 8 to 31.
194
static void puv3_mask_irq(struct irq_data *d)
196
writel(readl(INTC_ICMR) & ~(1 << d->irq), INTC_ICMR);
199
static void puv3_unmask_irq(struct irq_data *d)
201
writel(readl(INTC_ICMR) | (1 << d->irq), INTC_ICMR);
205
* Apart form GPIOs, only the RTC alarm can be a wakeup event.
207
static int puv3_set_wake(struct irq_data *d, unsigned int on)
209
if (d->irq == IRQ_RTCAlarm) {
211
writel(readl(PM_PWER) | PM_PWER_RTC, PM_PWER);
213
writel(readl(PM_PWER) & ~PM_PWER_RTC, PM_PWER);
219
static struct irq_chip puv3_normal_chip = {
220
.name = "PKUnity-v3",
221
.irq_ack = puv3_mask_irq,
222
.irq_mask = puv3_mask_irq,
223
.irq_unmask = puv3_unmask_irq,
224
.irq_set_wake = puv3_set_wake,
227
static struct resource irq_resource = {
229
.start = io_v2p(PKUNITY_INTC_BASE),
230
.end = io_v2p(PKUNITY_INTC_BASE) + 0xFFFFF,
233
static struct puv3_irq_state {
240
static int puv3_irq_suspend(struct sys_device *dev, pm_message_t state)
242
struct puv3_irq_state *st = &puv3_irq_state;
245
st->icmr = readl(INTC_ICMR);
246
st->iclr = readl(INTC_ICLR);
247
st->iccr = readl(INTC_ICCR);
250
* Disable all GPIO-based interrupts.
252
writel(readl(INTC_ICMR) & ~(0x1ff), INTC_ICMR);
255
* Set the appropriate edges for wakeup.
257
writel(readl(PM_PWER) & GPIO_IRQ_rising_edge, GPIO_GRER);
258
writel(readl(PM_PWER) & GPIO_IRQ_falling_edge, GPIO_GFER);
261
* Clear any pending GPIO interrupts.
263
writel(readl(GPIO_GEDR), GPIO_GEDR);
268
static int puv3_irq_resume(struct sys_device *dev)
270
struct puv3_irq_state *st = &puv3_irq_state;
273
writel(st->iccr, INTC_ICCR);
274
writel(st->iclr, INTC_ICLR);
276
writel(GPIO_IRQ_rising_edge & GPIO_IRQ_mask, GPIO_GRER);
277
writel(GPIO_IRQ_falling_edge & GPIO_IRQ_mask, GPIO_GFER);
279
writel(st->icmr, INTC_ICMR);
284
static struct sysdev_class puv3_irq_sysclass = {
285
.name = "pkunity-irq",
286
.suspend = puv3_irq_suspend,
287
.resume = puv3_irq_resume,
290
static struct sys_device puv3_irq_device = {
292
.cls = &puv3_irq_sysclass,
295
static int __init puv3_irq_init_devicefs(void)
297
sysdev_class_register(&puv3_irq_sysclass);
298
return sysdev_register(&puv3_irq_device);
301
device_initcall(puv3_irq_init_devicefs);
303
void __init init_IRQ(void)
307
request_resource(&iomem_resource, &irq_resource);
309
/* disable all IRQs */
310
writel(0, INTC_ICMR);
312
/* all IRQs are IRQ, not REAL */
313
writel(0, INTC_ICLR);
315
/* clear all GPIO edge detects */
316
writel(FMASK(8, 0) & ~FIELD(1, 1, GPI_SOFF_REQ), GPIO_GPIR);
317
writel(0, GPIO_GFER);
318
writel(0, GPIO_GRER);
319
writel(0x0FFFFFFF, GPIO_GEDR);
321
writel(1, INTC_ICCR);
323
for (irq = 0; irq < IRQ_GPIOHIGH; irq++) {
324
irq_set_chip(irq, &puv3_low_gpio_chip);
325
irq_set_handler(irq, handle_edge_irq);
326
irq_modify_status(irq,
327
IRQ_NOREQUEST | IRQ_NOPROBE | IRQ_NOAUTOEN,
331
for (irq = IRQ_GPIOHIGH + 1; irq < IRQ_GPIO0; irq++) {
332
irq_set_chip(irq, &puv3_normal_chip);
333
irq_set_handler(irq, handle_level_irq);
334
irq_modify_status(irq,
335
IRQ_NOREQUEST | IRQ_NOAUTOEN,
339
for (irq = IRQ_GPIO0; irq <= IRQ_GPIO27; irq++) {
340
irq_set_chip(irq, &puv3_high_gpio_chip);
341
irq_set_handler(irq, handle_edge_irq);
342
irq_modify_status(irq,
343
IRQ_NOREQUEST | IRQ_NOPROBE | IRQ_NOAUTOEN,
348
* Install handler for GPIO 0-27 edge detect interrupts
350
irq_set_chip(IRQ_GPIOHIGH, &puv3_normal_chip);
351
irq_set_chained_handler(IRQ_GPIOHIGH, puv3_gpio_handler);
353
#ifdef CONFIG_PUV3_GPIO
359
* do_IRQ handles all hardware IRQ's. Decoded IRQs should not
360
* come via this function. Instead, they should provide their
363
asmlinkage void asm_do_IRQ(unsigned int irq, struct pt_regs *regs)
365
struct pt_regs *old_regs = set_irq_regs(regs);
370
* Some hardware gives randomly wrong interrupts. Rather
371
* than crashing, do something sensible.
373
if (unlikely(irq >= nr_irqs)) {
374
if (printk_ratelimit())
375
printk(KERN_WARNING "Bad IRQ%u\n", irq);
378
generic_handle_irq(irq);
382
set_irq_regs(old_regs);