← Back to branch summary

~ubuntu-branches/ubuntu/precise/mesa/precise-updates

« back to all changes in this revision

Viewing changes to src/gallium/drivers/r600/eg_asm.c

  • Committer: Package Import Robot
  • Author(s): Robert Hooker
  • Date: 2012-02-02 12:05:48 UTC
  • mfrom: (1.7.1) (3.3.27 sid)
  • Revision ID: package-import@ubuntu.com-20120202120548-nvkma85jq0h4coix
Tags: 8.0~rc2-0ubuntu4
Drop drisearchdir handling, it is no longer needed with multiarch
and dri-alternates being removed.

Show diffs side-by-side

added added

removed removed

Lines of Context:
src/gallium/drivers/r600/eg_asm.c
29
29
#include "r600_opcodes.h"
30
30
#include "evergreend.h"
31
31
 
32
 
int eg_bc_cf_build(struct r600_bc *bc, struct r600_bc_cf *cf)
 
32
int eg_bytecode_cf_build(struct r600_bytecode *bc, struct r600_bytecode_cf *cf)
33
33
{
34
34
        unsigned id = cf->id;
35
35
 
36
36
        switch (cf->inst) {
37
 
        case (EG_V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU << 3):
38
 
        case (EG_V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU_POP_AFTER << 3):
39
 
        case (EG_V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU_POP2_AFTER << 3):
40
 
        case (EG_V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU_PUSH_BEFORE << 3):
 
37
        case EG_V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU:
 
38
        case EG_V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU_POP_AFTER:
 
39
        case EG_V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU_POP2_AFTER:
 
40
        case EG_V_SQ_CF_ALU_WORD1_SQ_CF_INST_ALU_PUSH_BEFORE:
 
41
                /* prepend ALU_EXTENDED if we need more than 2 kcache sets */
 
42
                if (cf->eg_alu_extended) {
 
43
                        bc->bytecode[id++] =
 
44
                                S_SQ_CF_ALU_WORD0_EXT_KCACHE_BANK_INDEX_MODE0(V_SQ_CF_INDEX_NONE) |
 
45
                                S_SQ_CF_ALU_WORD0_EXT_KCACHE_BANK_INDEX_MODE1(V_SQ_CF_INDEX_NONE) |
 
46
                                S_SQ_CF_ALU_WORD0_EXT_KCACHE_BANK_INDEX_MODE2(V_SQ_CF_INDEX_NONE) |
 
47
                                S_SQ_CF_ALU_WORD0_EXT_KCACHE_BANK_INDEX_MODE3(V_SQ_CF_INDEX_NONE) |
 
48
                                S_SQ_CF_ALU_WORD0_EXT_KCACHE_BANK2(cf->kcache[2].bank) |
 
49
                                S_SQ_CF_ALU_WORD0_EXT_KCACHE_BANK3(cf->kcache[3].bank) |
 
50
                                S_SQ_CF_ALU_WORD0_EXT_KCACHE_MODE2(cf->kcache[2].mode);
 
51
                        bc->bytecode[id++] = EG_V_SQ_CF_ALU_WORD1_SQ_CF_INST_EXTENDED |
 
52
                                S_SQ_CF_ALU_WORD1_EXT_KCACHE_MODE3(cf->kcache[3].mode) |
 
53
                                S_SQ_CF_ALU_WORD1_EXT_KCACHE_ADDR2(cf->kcache[2].addr) |
 
54
                                S_SQ_CF_ALU_WORD1_EXT_KCACHE_ADDR3(cf->kcache[3].addr) |
 
55
                                S_SQ_CF_ALU_WORD1_EXT_BARRIER(1);
 
56
                }
 
57
 
41
58
                bc->bytecode[id++] = S_SQ_CF_ALU_WORD0_ADDR(cf->addr >> 1) |
42
59
                        S_SQ_CF_ALU_WORD0_KCACHE_MODE0(cf->kcache[0].mode) |
43
60
                        S_SQ_CF_ALU_WORD0_KCACHE_BANK0(cf->kcache[0].bank) |
44
61
                        S_SQ_CF_ALU_WORD0_KCACHE_BANK1(cf->kcache[1].bank);
45
 
                bc->bytecode[id++] = S_SQ_CF_ALU_WORD1_CF_INST(cf->inst >> 3) |
 
62
                bc->bytecode[id++] = cf->inst |
46
63
                        S_SQ_CF_ALU_WORD1_KCACHE_MODE1(cf->kcache[1].mode) |
47
64
                        S_SQ_CF_ALU_WORD1_KCACHE_ADDR0(cf->kcache[0].addr) |
48
65
                        S_SQ_CF_ALU_WORD1_KCACHE_ADDR1(cf->kcache[1].addr) |
52
69
        case EG_V_SQ_CF_WORD1_SQ_CF_INST_TEX:
53
70
        case EG_V_SQ_CF_WORD1_SQ_CF_INST_VTX:
54
71
                bc->bytecode[id++] = S_SQ_CF_WORD0_ADDR(cf->addr >> 1);
55
 
                bc->bytecode[id++] = S_SQ_CF_WORD1_CF_INST(cf->inst) |
 
72
                bc->bytecode[id++] = cf->inst |
56
73
                                        S_SQ_CF_WORD1_BARRIER(1) |
57
74
                                        S_SQ_CF_WORD1_COUNT((cf->ndw / 4) - 1);
58
75
                break;
68
85
                        S_SQ_CF_ALLOC_EXPORT_WORD1_SWIZ_SEL_Z(cf->output.swizzle_z) |
69
86
                        S_SQ_CF_ALLOC_EXPORT_WORD1_SWIZ_SEL_W(cf->output.swizzle_w) |
70
87
                        S_SQ_CF_ALLOC_EXPORT_WORD1_BARRIER(cf->output.barrier) |
71
 
                        S_SQ_CF_ALLOC_EXPORT_WORD1_CF_INST(cf->output.inst);
72
 
                if (bc->chiprev == CHIPREV_EVERGREEN) /* no EOP on cayman */
73
 
                        bc->bytecode[id] |= S_SQ_CF_ALLOC_EXPORT_WORD1_END_OF_PROGRAM(cf->output.end_of_program);
74
 
                id++;
75
 
 
 
88
                        cf->output.inst;
 
89
                if (bc->chip_class == EVERGREEN) /* no EOP on cayman */
 
90
                        bc->bytecode[id] |= S_SQ_CF_ALLOC_EXPORT_WORD1_END_OF_PROGRAM(cf->output.end_of_program);
 
91
                id++;
 
92
                break;
 
93
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM0_BUF0:
 
94
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM0_BUF1:
 
95
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM0_BUF2:
 
96
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM0_BUF3:
 
97
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM1_BUF0:
 
98
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM1_BUF1:
 
99
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM1_BUF2:
 
100
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM1_BUF3:
 
101
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM2_BUF0:
 
102
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM2_BUF1:
 
103
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM2_BUF2:
 
104
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM2_BUF3:
 
105
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM3_BUF0:
 
106
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM3_BUF1:
 
107
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM3_BUF2:
 
108
        case EG_V_SQ_CF_ALLOC_EXPORT_WORD1_SQ_CF_INST_MEM_STREAM3_BUF3:
 
109
                bc->bytecode[id++] = S_SQ_CF_ALLOC_EXPORT_WORD0_RW_GPR(cf->output.gpr) |
 
110
                        S_SQ_CF_ALLOC_EXPORT_WORD0_ELEM_SIZE(cf->output.elem_size) |
 
111
                        S_SQ_CF_ALLOC_EXPORT_WORD0_ARRAY_BASE(cf->output.array_base) |
 
112
                        S_SQ_CF_ALLOC_EXPORT_WORD0_TYPE(cf->output.type);
 
113
                bc->bytecode[id] = S_SQ_CF_ALLOC_EXPORT_WORD1_BURST_COUNT(cf->output.burst_count - 1) |
 
114
                        S_SQ_CF_ALLOC_EXPORT_WORD1_BARRIER(cf->output.barrier) |
 
115
                        cf->output.inst |
 
116
                        S_SQ_CF_ALLOC_EXPORT_WORD1_BUF_COMP_MASK(cf->output.comp_mask) |
 
117
                        S_SQ_CF_ALLOC_EXPORT_WORD1_BUF_ARRAY_SIZE(cf->output.array_size);
 
118
                if (bc->chip_class == EVERGREEN) /* no EOP on cayman */
 
119
                        bc->bytecode[id] |= S_SQ_CF_ALLOC_EXPORT_WORD1_END_OF_PROGRAM(cf->output.end_of_program);
 
120
                id++;
76
121
                break;
77
122
        case EG_V_SQ_CF_WORD1_SQ_CF_INST_JUMP:
78
123
        case EG_V_SQ_CF_WORD1_SQ_CF_INST_ELSE:
85
130
        case EG_V_SQ_CF_WORD1_SQ_CF_INST_RETURN:
86
131
        case CM_V_SQ_CF_WORD1_SQ_CF_INST_END:
87
132
                bc->bytecode[id++] = S_SQ_CF_WORD0_ADDR(cf->cf_addr >> 1);
88
 
                bc->bytecode[id++] = S_SQ_CF_WORD1_CF_INST(cf->inst) |
 
133
                bc->bytecode[id++] = cf->inst |
89
134
                                        S_SQ_CF_WORD1_BARRIER(1) |
90
135
                                        S_SQ_CF_WORD1_COND(cf->cond) |
91
136
                                        S_SQ_CF_WORD1_POP_COUNT(cf->pop_count);
92
 
 
93
137
                break;
94
138
        default:
95
139
                R600_ERR("unsupported CF instruction (0x%X)\n", cf->inst);