2
* Copyright (C) 2006-2009 Freescale Semiconductor, Inc.
4
* See file CREDITS for list of people who contributed to this
7
* This program is free software; you can redistribute it and/or
8
* modify it under the terms of the GNU General Public License as
9
* published by the Free Software Foundation; either version 2 of
10
* the License, or (at your option) any later version.
19
#include <fdt_support.h>
20
#include <asm/fsl_i2c.h>
21
#include <asm/fsl_serdes.h>
23
static struct pci_region pci_regions[] = {
25
bus_start: CONFIG_SYS_PCI_MEM_BASE,
26
phys_start: CONFIG_SYS_PCI_MEM_PHYS,
27
size: CONFIG_SYS_PCI_MEM_SIZE,
28
flags: PCI_REGION_MEM | PCI_REGION_PREFETCH
31
bus_start: CONFIG_SYS_PCI_MMIO_BASE,
32
phys_start: CONFIG_SYS_PCI_MMIO_PHYS,
33
size: CONFIG_SYS_PCI_MMIO_SIZE,
37
bus_start: CONFIG_SYS_PCI_IO_BASE,
38
phys_start: CONFIG_SYS_PCI_IO_PHYS,
39
size: CONFIG_SYS_PCI_IO_SIZE,
44
static struct pci_region pcie_regions_0[] = {
46
.bus_start = CONFIG_SYS_PCIE1_MEM_BASE,
47
.phys_start = CONFIG_SYS_PCIE1_MEM_PHYS,
48
.size = CONFIG_SYS_PCIE1_MEM_SIZE,
49
.flags = PCI_REGION_MEM,
52
.bus_start = CONFIG_SYS_PCIE1_IO_BASE,
53
.phys_start = CONFIG_SYS_PCIE1_IO_PHYS,
54
.size = CONFIG_SYS_PCIE1_IO_SIZE,
55
.flags = PCI_REGION_IO,
59
static struct pci_region pcie_regions_1[] = {
61
.bus_start = CONFIG_SYS_PCIE2_MEM_BASE,
62
.phys_start = CONFIG_SYS_PCIE2_MEM_PHYS,
63
.size = CONFIG_SYS_PCIE2_MEM_SIZE,
64
.flags = PCI_REGION_MEM,
67
.bus_start = CONFIG_SYS_PCIE2_IO_BASE,
68
.phys_start = CONFIG_SYS_PCIE2_IO_PHYS,
69
.size = CONFIG_SYS_PCIE2_IO_SIZE,
70
.flags = PCI_REGION_IO,
74
static int is_pex_x2(void)
76
const char *pex_x2 = getenv("pex_x2");
78
if (pex_x2 && !strcmp(pex_x2, "yes"))
83
void pci_init_board(void)
85
volatile immap_t *immr = (volatile immap_t *)CONFIG_SYS_IMMR;
86
volatile sysconf83xx_t *sysconf = &immr->sysconf;
87
volatile clk83xx_t *clk = (volatile clk83xx_t *)&immr->clk;
88
volatile law83xx_t *pci_law = immr->sysconf.pcilaw;
89
volatile law83xx_t *pcie_law = sysconf->pcielaw;
90
struct pci_region *reg[] = { pci_regions };
91
struct pci_region *pcie_reg[] = { pcie_regions_0, pcie_regions_1, };
92
u32 spridr = in_be32(&immr->sysconf.spridr);
93
int pex2 = is_pex_x2();
95
if (board_pci_host_broken())
98
/* Enable all 5 PCI_CLK_OUTPUTS */
99
clk->occr |= 0xf8000000;
102
/* Configure PCI Local Access Windows */
103
pci_law[0].bar = CONFIG_SYS_PCI_MEM_PHYS & LAWBAR_BAR;
104
pci_law[0].ar = LBLAWAR_EN | LBLAWAR_512MB;
106
pci_law[1].bar = CONFIG_SYS_PCI_IO_PHYS & LAWBAR_BAR;
107
pci_law[1].ar = LBLAWAR_EN | LBLAWAR_1MB;
111
mpc83xx_pci_init(1, reg, 0);
113
/* There is no PEX in MPC8379 parts. */
114
if (PARTID_NO_E(spridr) == SPR_8379)
118
fsl_setup_serdes(CONFIG_FSL_SERDES2, FSL_SERDES_PROTO_PEX_X2,
119
FSL_SERDES_CLK_100, FSL_SERDES_VDD_1V);
121
fsl_setup_serdes(CONFIG_FSL_SERDES2, FSL_SERDES_PROTO_PEX,
122
FSL_SERDES_CLK_100, FSL_SERDES_VDD_1V);
124
/* Configure the clock for PCIE controller */
125
clrsetbits_be32(&clk->sccr, SCCR_PCIEXP1CM | SCCR_PCIEXP2CM,
126
SCCR_PCIEXP1CM_1 | SCCR_PCIEXP2CM_1);
128
/* Deassert the resets in the control register */
129
out_be32(&sysconf->pecr1, 0xE0008000);
131
out_be32(&sysconf->pecr2, 0xE0008000);
134
/* Configure PCI Express Local Access Windows */
135
out_be32(&pcie_law[0].bar, CONFIG_SYS_PCIE1_BASE & LAWBAR_BAR);
136
out_be32(&pcie_law[0].ar, LBLAWAR_EN | LBLAWAR_512MB);
138
out_be32(&pcie_law[1].bar, CONFIG_SYS_PCIE2_BASE & LAWBAR_BAR);
139
out_be32(&pcie_law[1].ar, LBLAWAR_EN | LBLAWAR_512MB);
141
mpc83xx_pcie_init(pex2 ? 1 : 2, pcie_reg, 0);
144
void ft_pcie_fixup(void *blob, bd_t *bd)
146
const char *status = "disabled (PCIE1 is x2)";
151
do_fixup_by_path(blob, "pci2", "status", status,
152
strlen(status) + 1, 1);